共 50 条
- [1] A 10-Gb/s Power and Area Efficient Clock and Data Recovery Circuit in 65-nm CMOS Technology 2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 104 - 107
- [4] A 10-Gb/s6-Vpp Differential Modulator Driver in 65-nm CMOS 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1869 - 1872
- [5] A 10-gb/s CMOS clock and data recovery circuit 2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 136 - 139
- [8] Design of High-Linearity Delay Detection Circuit for 10-Gb/s Communication System in 65-nm. CMOS 2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 261 - 262
- [9] A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 73 - 76