ARCHITECTURE AND IMPLEMENTATION OF REAL-TIME 3D STEREO VISION ON A XILINX FPGA

被引:0
|
作者
Thomas, Sotiris [1 ]
Papadimitriou, Kyprianos [1 ]
Dollas, Apostolos [1 ]
机构
[1] Tech Univ Crete, Dept Elect & Comp Engn, GR-73100 Khania, Greece
来源
2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC) | 2013年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Many applications from autonomous vehicles to surveillance can benefit from real-time 3D stereo vision. In the present work we describe a 3D stereo vision design and its implementation that exploits effectively the resources of a Xilinx Virtex-5 FPGA. The post place-and-route design achieved a processing rate of 87 frames per sec (fps) for 1920 x 1200 resolution. The hardware prototype system was tested and validated for several data sets with resolutions up to 400 x 320 and we achieved a processing rate of 1570 fps.
引用
收藏
页码:186 / 191
页数:6
相关论文
共 50 条
  • [1] A real-time FPGA based architecture for stereo vision
    Arias-Estrada, M
    Xicotencatl, JM
    REAL-TIME IMAGING V, 2001, 4303 : 59 - 66
  • [2] FPGA Design and Implementation of a Real-Time Stereo Vision System
    Jin, S.
    Cho, J.
    Pham, X. D.
    Lee, K. M.
    Park, S. -K.
    Kim, M.
    Jeon, J. W.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2010, 20 (01) : 15 - 26
  • [3] An FPGA Implementation of Reconfigurable Real-Time Vision Architecture
    Hiraiwa, Jorge
    Amano, Hideharu
    2013 IEEE 27TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS WORKSHOPS (WAINA), 2013, : 150 - 155
  • [4] Real-Time Low-Power FPGA Architecture for Stereo Vision
    Puglia, Luca
    Vigliar, Mario
    Raiconi, Giancarlo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (11) : 1307 - 1311
  • [5] A real-time stereo vision system with FPGA
    Miyajima, Y
    Maruyama, T
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 448 - 457
  • [6] Architecture and implementation of real-time stereo vision with bilateral background subtraction
    Han, Sang-Kyo
    Jeong, Mun-Ho
    Woo, SeongHoon
    You, Bum-Jae
    ADVANCED INTELLIGENT COMPUTING THEORIES AND APPLICATIONS: WITH ASPECTS OF THEORETICAL AND METHODOLOGICAL ISSUES, 2007, 4681 : 906 - +
  • [7] Real-time stereo vision processing system in a FPGA
    Cuadrado, Carlos
    Zuloaga, Aitzol
    Martin, Jose L.
    Lazaro, Jesus
    Jimenez, Jaime
    IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 3828 - +
  • [8] Real-time 3D Hand Posture Reconstruction using Stereo Vision
    Mogol, Ali Can
    Hassanpour, Reza
    Oztoprak, Kasim
    2016 12TH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY (ICNC-FSKD), 2016, : 1926 - 1932
  • [9] REAL-TIME STEREO-VISION SYSTEM FOR 3D TELEIMMERSIVE COLLABORATION
    Vasudevan, Ram
    Zhou, Zhong
    Kurillo, Gregorij
    Lobaton, Edgar
    Bajcsy, Ruzena
    Nahrstedt, Klara
    2010 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME 2010), 2010, : 1208 - 1213
  • [10] A FPGA based Real-time Post-Processing Architecture for Active Stereo Vision
    Choi, Seung-min
    Chang, Jiho
    Hwang, Dae Hwan
    18TH IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE 2014), 2014,