A programmable bandpass array using floating-gate elements

被引:0
|
作者
Graham, DW [1 ]
Smith, PD [1 ]
Ellis, R [1 ]
Chawla, R [1 ]
Hasler, PE [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS | 2004年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In order to meet the demands of low-power real-time audio signal processing, we present a programmable array of bandpass filters using floating-gate transistors. This bank of analog bandpass filters can be placed before an analog-to-digital converter to perform a frequency decomposition of an audio signal and also allow for analog preprocessing before being transformed into the digital domain. Individual filter taps can easily be tuned to any given frequency and bandwidth because capacitively coupled current conveyers (C(4)s) are used with floating-gate transistors as biasing elements. Offsets and mismatches within the circuit elements are shown to be inconsequential because they can be accounted for and programmed out.
引用
收藏
页码:97 / 100
页数:4
相关论文
共 50 条
  • [1] An autozeroing floating-gate bandpass filter
    Hasler, P
    Minch, BA
    Diorio, C
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 131 - 134
  • [2] A CMOS programmable analog memory-cell array using floating-gate circuits
    Harrison, RR
    Bragg, JA
    Hasler, P
    Minch, BA
    Deweerth, SP
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (01) : 4 - 11
  • [3] Programmable Floating-Gate CMOS resistors
    Özalevli, E
    Hasler, P
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2168 - 2171
  • [4] A floating-gate DAC array
    Serrano, G
    Hasler, P
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 357 - 360
  • [5] A floating-gate pFET based CMOS programmable analog memory cell array
    Bragg, JA
    Harrison, RR
    Hasler, P
    DeWeerth, SP
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 339 - 342
  • [6] A floating-gate programmable array of silicon neurons for central pattern generating networks
    Tenore, Francesco
    Vogelstein, R. Jacob
    Etienne-Cummings, Ralph
    Cauwenberghs, Gert
    Hasler, Paul
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3157 - +
  • [7] Programmable floating-gate techniques for CMOS inverters
    Degnan, B. P. (degs@ece.gatech.edu), Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.):
  • [8] Programmable floating-gate techniques for CMOS inverters
    Degnan, BP
    Wunderlich, RB
    Hasler, P
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2441 - 2444
  • [9] Programmable and adaptive analog filters using arrays of floating-gate circuits
    Kucic, M
    Hasler, P
    Dugger, J
    Anderson, D
    2001 CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 2001, : 148 - 162
  • [10] RASP 2.8: A New Generation of Floating-gate based Field Programmable Analog Array
    Basu, Arindam
    Twigg, Christopher M.
    Brink, Stephen
    Hasler, Paul
    Petre, Csaba
    Ramakrishnan, Shubha
    Koziol, Scott
    Schlottmann, Craig
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 213 - +