Unified encoder embedded trellis router designs for decoding convolutional and turbo codes

被引：0

作者：

Lin, Cheng-Hung ^{[1
]}

Hsieh, Tsung-Ju

机构：

[1] Yuan Ze Univ, Dept Elect Engn, 135 Yuantung Rd, Jhongli 32003, Taiwan

来源：

IEICE ELECTRONICS EXPRESS | 2017年 / 14卷 / 05期

关键词：

convolutional code; turbo code; multiple standards;

D O I：

10.1587/elex.14.20170028

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Communication systems usually adopted different encoding structures of convolutional codes (CCs) and turbo codes (TCs). This Letter proposes a unified encoder embedded trellis router (UEETR) to support various decoding of single-binary/ double-binary (SB/ DB) CC and TC encoding structures with a small hardware overhead. Furthermore, a lowlatency UEETR and a hardware-shared radix-4 UEETR are explored to reduce initial setting time and to support radix-4 SB/ DB CC and TC decoding, respectively. In addition, a flexible decoding kernel with a small area cost of proposed UEETR has been implemented by a 90-nm process.

引用

收藏

页数：6

相关论文

共 10 条

[1] Non-binary convolutional codes for turbo coding [J].

Berrou, C ;

Jézéquel, M .

ELECTRONICS LETTERS, 1999, 35 (01) :39-40

[2]

Berrou C., 1993, IEEE INT C COMM ICC, V2/3, P1064

[3] Achieving near-capacity on a multiple-antenna channel [J].

Hochwald, BM ;

ten Brink, S .

IEEE TRANSACTIONS ON COMMUNICATIONS, 2003, 51 (03) :389-399

[4] Unified Convolutional/Turbo decoder design using tile-based timing analysis of VA/MAP kernel [J].

Li, Fan-Min ;

Lin, Cheng-Hung ;

Wu, An-Yeu .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (10) :1358-1371

[5] Design of a power-reduction viterbi decoder for WLAN applications [J].

Lin, CC ;

Shih, YH ;

Chang, HC ;

Lee, CY .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (06) :1148-1156

[6] Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding [J].

Lin, Chen-Hung ;

Chen, Chun-Yu ;

Wu , An-Yeu .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (02) :305-318

[7] Multimode Radix-4 SISO Kernel Design for Turbo/LDPC Decoding [J].

Lin, Cheng-Hung ;

Yu, Chih-Shiang .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (10) :2256-2267

[8] Reconfigurable Parallel Turbo Decoder Design for Multiple High-Mobility 4G Systems [J].

Lin, Cheng-Hung ;

Chen, Chun-Yu ;

Chang, En-Jui ;

Wu, An-Yeu .

JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 73 (02) :109-122

[9] Design and Implementation of a Parallel Turbo-Decoder ASIC for 3GPP-LTE [J].

Studer, Christoph ;

Benkeser, Christian ;

Belfanti, Sandro ;

Huang, Quiting .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (01) :8-17

[10] ERROR BOUNDS FOR CONVOLUTIONAL CODES AND AN ASYMPTOTICALLY OPTIMUM DECODING ALGORITHM [J].

VITERBI, AJ .

IEEE TRANSACTIONS ON INFORMATION THEORY, 1967, 13 (02) :260-+