Dynamic bias circuit of CMOS power amplifier sensing dissipated signals

被引：1
|
作者：
Oh, I. Y. [1 ]
Bang, J. H. [1 ]
Park, C. S. [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, Intellectual RF Engn Ctr, Yuseong 305732, Deajeon, South Korea
来源：
ELECTRONICS LETTERS | 2009年 / 45卷 / 14期
关键词：
Average power - CMOS power amplifiers - Dynamic bias - High power level - Mobile WiMAX - Output power levels - Spurious emissions - WiMAX standards;
D O I：
10.1049/el.2009.1135
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A dynamic bias technology is proposed to meet the linearity standards at high-power levels and simultaneously reduce power consumption at low-power levels for mobile WiMAX terminal application. The dynamic bias circuit makes the bias operate the power amplifier (PA) dynamically as the output power level is increased. The fabricated PA complies with the spurious emission of WiMAX standards up to 20 dBm with improvement in average power usage efficiency by a factor of 5.21 over a fixed bias PA.
引用
收藏
页码：744 / 745
页数：2
相关论文
共 50 条
  • [41] Design of 900MHz SiGe power amplifier with linearization bias circuit
    Zhang G.
    Zhang W.
    Fu J.
    Wang Y.
    Progress In Electromagnetics Research C, 2016, 64 : 141 - 150
  • [42] A Broadband Linear Millimeter-Wave Power Amplifier With an Adaptive Bias Circuit
    Wang, Dehan
    Chen, Wenhua
    Chen, Long
    Feng, Zhenghe
    2019 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS 2019), 2019,
  • [43] Linearized InGaP/GaAs HBT MMIC power amplifier with active bias circuit
    Noh, YS
    Park, CS
    RAWCON 2001: IEEE RADIO AND WIRELESS CONFERENCE, PROCEEDINGS, 2001, : 249 - 252
  • [44] A Ka-Band Highly Linear Power Amplifier with a Linearization Bias Circuit
    Wang, Dehan
    Chen, Wenhua
    Chen, Long
    Liu, Xin
    Feng, Zhenghe
    2019 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2019, : 320 - 322
  • [45] CMOS circuit design for minimum dynamic power and highest speed
    Raja, T
    Agrawal, VD
    Bushnell, ML
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 1035 - 1040
  • [46] A New Low-Power CMOS Dynamic Logic Circuit
    Jia, Song
    Lyu, Shigong
    Meng, Qinglong
    Wu, Fengfeng
    Xu, Heqing
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [47] Dynamic Feedback and Biasing for a Linear CMOS Power Amplifier with Envelope Tracking
    Jin, Sangsu
    Moon, Kyunghoon
    Park, Byungjoon
    Kim, Jooseung
    Kim, Dongsu
    Cho, Yunsung
    Jin, Hadong
    Kwon, Myeongju
    Kim, Bumman
    2014 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2014,
  • [48] A 2.4 GHz CMOS Doherty Power Amplifier with Dynamic Biasing Scheme
    Onizuka, Kohei
    Ikeuchi, Katsuyuki
    Saigusa, Shigehito
    Otaka, Shoji
    2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 93 - 96
  • [49] MEASUREMENT OF POWER DISSIPATED BY A TRANSDUCER IN A BALANCED BRIDGE CIRCUIT
    KHERSONSKII, MS
    MEASUREMENT TECHNIQUES, 1972, 15 (09) : 1344 - 1346
  • [50] Enhanced Linearity of CMOS Power Amplifier Using Adaptive Common Gate Bias Control
    Jin, Sangsu
    Park, Byungjoon
    Moon, Kyunghoon
    Cho, Yunsung
    Kim, Dongsu
    Jin, Hadong
    Park, Jongjin
    Kim, Bumman
    2013 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (IMS), 2013,
12345