共 30 条
- [1] Negative Capacitance Transistor to Address the Fundamental Limitations in Technology Scaling: Processor Performance [J]. IEEE ACCESS, 2018, 6 : 52754 - 52765
- [2] [Anonymous], CAD RAP AD KIT
- [3] [Anonymous], INT S LOW POW EL DES
- [4] [Anonymous], 2018, IEEE SOI 3D SUBTHRES, DOI DOI 10.1109/S3S.2018.8640175
- [6] Benediktsson P., 2017, ARXIV171100425
- [7] Intrinsic Speed Limit of Negative Capacitance Transistors [J]. IEEE ELECTRON DEVICE LETTERS, 2017, 38 (09) : 1328 - 1330
- [8] Chauhan Y. S., 2015, FINFET MODELING IC S, DOI [10.1016/B978-0-12-420031-9.00012-9, DOI 10.1016/B978-0-12-420031-9.00012-9]
- [9] ASAP7: A 7-nm finFET predictive process design kit [J]. MICROELECTRONICS JOURNAL, 2016, 53 : 105 - 115
- [10] Fang YK, 2018, 2018 IEEE INTERNATIONAL MAGNETIC CONFERENCE (INTERMAG)