Unveiling the Impact of IR-Drop on Performance Gain in NCFET-Based Processors

被引:26
作者
Amrouch, Hussam [1 ]
Salamin, Sami [1 ]
Pahwa, Girish [2 ]
Gaidhane, Amol D. [2 ]
Henkel, Joerg [1 ]
Chauhan, Yogesh S. [2 ]
机构
[1] KIT, Dept Comp Sci, D-76131 Karlsruhe, Germany
[2] IIT Kanpur IITK, Elect Engineer Dept, Kanpur 208016, Uttar Pradesh, India
关键词
Circuit simulation; FinFET; IR drop; negative capacitance (NC); NC field-effect transistor (NCFET); processor performance; voltage fluctuation; NEGATIVE CAPACITANCE TRANSISTOR; MFMIS; MFIS;
D O I
10.1109/TED.2019.2916494
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Negative capacitance field-effect transistor (NCFET) pushes the subthreshold swing beyond its fundamental limit of 60 mV/decade by incorporating a ferroelectric material within the gate-stack of transistor. Such a material manifests itself as an NC that provides an internal voltage amplification for the transistor resulting in higher oN-current levels. Hence, the performance of processors can be boosted while the operating voltage still remains the same. However, having an NC makes the total gate terminal capacitance larger. Although the impact of that on compensating the gained performance has already been studied in the literature, this paper is the first to explore the impact of NC on exacerbating the IR-drop problem in processors. In fact, voltage fluctuation in the power delivery network (PDN) due to IR-drops is one of the prominent sources of performance loss in processors, which necessitates adding timing guardbands to sustain a reliable operation during runtime. In this paper, we study NC-FinFET standard cells and processor for the 7-nm technology node. We demonstrate that NC, on the one hand, results in larger IR-drops due to the increase in current densities across the chip, which leads to a higher stress on the PDN. However, the internal voltage amplification provided by NC, on the other hand, compensates to some degree the voltage reduction caused by IR-drop. We investigate, from physics all the way to full-chip (GDSII) level, how the overall performance of a processor is affected under the impact that NC has on magnifying and compensating IR-drop.
引用
收藏
页码:3215 / 3223
页数:9
相关论文
共 30 条
  • [1] Negative Capacitance Transistor to Address the Fundamental Limitations in Technology Scaling: Processor Performance
    Amrouch, Hussam
    Pahwa, Girish
    Gaidhane, Amol D.
    Henkel, Joerg
    Chauhan, Yogesh Singh
    [J]. IEEE ACCESS, 2018, 6 : 52754 - 52765
  • [2] [Anonymous], CAD RAP AD KIT
  • [3] [Anonymous], INT S LOW POW EL DES
  • [4] [Anonymous], 2018, IEEE SOI 3D SUBTHRES, DOI DOI 10.1109/S3S.2018.8640175
  • [5] Ferroelectric properties in thin film barium titanate grown using pulsed laser deposition
    Appleby, Daniel J. R.
    Ponon, Nikhil K.
    Kwa, Kelvin S. K.
    Ganti, Srinivas
    Hannemann, Ullrich
    Petrov, Peter K.
    Alford, Neil M.
    O'Neill, Anthony
    [J]. JOURNAL OF APPLIED PHYSICS, 2014, 116 (12)
  • [6] Benediktsson P., 2017, ARXIV171100425
  • [7] Intrinsic Speed Limit of Negative Capacitance Transistors
    Chatterjee, Korok
    Rosner, Alexander John
    Salahuddin, Sayeef
    [J]. IEEE ELECTRON DEVICE LETTERS, 2017, 38 (09) : 1328 - 1330
  • [8] Chauhan Y. S., 2015, FINFET MODELING IC S, DOI [10.1016/B978-0-12-420031-9.00012-9, DOI 10.1016/B978-0-12-420031-9.00012-9]
  • [9] ASAP7: A 7-nm finFET predictive process design kit
    Clark, Lawrence T.
    Vashishtha, Vinay
    Shifren, Lucian
    Gujja, Aditya
    Sinha, Saurabh
    Cline, Brian
    Ramamurthy, Chandarasekaran
    Yeric, Greg
    [J]. MICROELECTRONICS JOURNAL, 2016, 53 : 105 - 115
  • [10] Fang YK, 2018, 2018 IEEE INTERNATIONAL MAGNETIC CONFERENCE (INTERMAG)