Dually Active Silicon Nanowire Transistors and Circuits with Equal Electron and Hole Transport

被引:149
作者
Heinzig, Andre [1 ,2 ,5 ]
Mikolajick, Thomas [1 ,2 ,5 ]
Trommer, Jens [2 ]
Grimm, Daniel [3 ,4 ]
Weber, Walter M. [2 ,5 ]
机构
[1] Tech Univ Dresden, Chair Nanoelect Mat, D-01187 Dresden, Germany
[2] Namlab gGmbH, D-01187 Dresden, Germany
[3] IFW Dresden, Inst Integrat Nanosci, D-01171 Dresden, Germany
[4] TU Chemnitz, D-09107 Chemnitz, Germany
[5] Tech Univ Dresden, CfAED, D-01062 Dresden, Germany
关键词
Silicon nanowire; RFET; strain; reconfigurable logic; Schottky barrier FET; CMOS; LOGIC GATES;
D O I
10.1021/nl401826u
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
We present novel multifunctional nanocircuits built from nanowire transistors that uniquely feature equal electron and hole conduction. Thereby, the mandatory requirement to yield energy efficient circuits with a single type of transistor is shown for the first time. Contrary to any transistor reported up to date, regardless of the technology and semiconductor materials employed, the dually active silicon nanowire channels shown here exhibit an ideal symmetry of current voltage device characteristics for electron (n-type) and hole (p-type) conduction as evaluated in terms of comparable currents, turn-on threshold voltages, and switching slopes. The key enabler to symmetry is the selective tunability of the tunneling transmission of charge carriers as rendered by the combination of the nanometer-scale dimensions of the junctions and the application of radially compressive strain. To prove the advantage of this concept we integrated dually active transistors into cascadable and multifunctional one-dimensional circuit strings. The nanocircuits confirm energy efficient switching and can further be electrically configured to provide four different types of operation modes compared to a single one when employing conventional electronics with the same amount of transistors.
引用
收藏
页码:4176 / 4181
页数:6
相关论文
共 39 条
  • [1] Physics of Gate Modulated Resonant Tunneling (RT)-FETs: Multi-barrier MOSFET for steep slope and high on-current
    Afzalian, Aryan
    Colinge, Jean-Pierre
    Flandre, Denis
    [J]. SOLID-STATE ELECTRONICS, 2011, 59 (01) : 50 - 61
  • [2] Auth C., 2012, 2012 IEEE Symposium on VLSI Technology, P131, DOI 10.1109/VLSIT.2012.6242496
  • [3] Gate-All-Around Si-nanowire CMOS inverter logic fabricated using top-down approach
    Buddharaju, K. D.
    Singh, N.
    Rustagi, S. C.
    Teo, Selin H. G.
    Wong, L. Y.
    Tang, L. J.
    Tung, C. H.
    Lo, G. Q.
    Balasubramanian, N.
    Kwong, D. L.
    [J]. ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 303 - 306
  • [4] CHAN V, 2003, INT EL DEV M
  • [5] Multichannel carbon-nanotube FETs and complementary logic gates with nanowelded contacts
    Chen, Changxin
    Xu, Dong
    Kong, Eric Siu-Wai
    Zhang, Yafei
    [J]. IEEE ELECTRON DEVICE LETTERS, 2006, 27 (10) : 852 - 855
  • [6] An integrated logic circuit assembled on a single carbon nanotube
    Chen, ZH
    Appenzeller, J
    Lin, YM
    Sippel-Oakley, J
    Rinzler, AG
    Tang, JY
    Wind, SJ
    Solomon, PM
    Avouris, P
    [J]. SCIENCE, 2006, 311 (5768) : 1735 - 1735
  • [7] DeMarchi, 2012, INT EL DEV M, DOI 10.1109/IEDM.2012.6479004
  • [8] DeWolf I, 1996, SEMICOND SCI TECH, V11, P139, DOI 10.1088/0268-1242/11/2/001
  • [9] Single InAs/GaSb Nanowire Low-Power CMOS Inverter
    Dey, Anil W.
    Svensson, Johannes
    Borg, B. Mattias
    Ek, Martin
    Wernersson, Lars-Erik
    [J]. NANO LETTERS, 2012, 12 (11) : 5593 - 5597
  • [10] Vertical InAs Nanowire Wrap Gate Transistors with ft > 7 GHz and fMax > 20 GHz
    Egard, M.
    Johansson, S.
    Johansson, A. -C
    Persson, K. -M.
    Dey, A. W.
    Borg, B. M.
    Thelander, C.
    Wernersson, L. -E.
    Lind, E.
    [J]. NANO LETTERS, 2010, 10 (03) : 809 - 812