共 39 条
- [2] Auth C., 2012, 2012 IEEE Symposium on VLSI Technology, P131, DOI 10.1109/VLSIT.2012.6242496
- [3] Gate-All-Around Si-nanowire CMOS inverter logic fabricated using top-down approach [J]. ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 303 - 306
- [4] CHAN V, 2003, INT EL DEV M
- [6] An integrated logic circuit assembled on a single carbon nanotube [J]. SCIENCE, 2006, 311 (5768) : 1735 - 1735
- [7] DeMarchi, 2012, INT EL DEV M, DOI 10.1109/IEDM.2012.6479004
- [8] DeWolf I, 1996, SEMICOND SCI TECH, V11, P139, DOI 10.1088/0268-1242/11/2/001
- [9] Single InAs/GaSb Nanowire Low-Power CMOS Inverter [J]. NANO LETTERS, 2012, 12 (11) : 5593 - 5597