The Problem of Hardware Trojans Detection in System-on-Chip

被引:0
|
作者
Adamov, Alexander [1 ]
Saprykin, Alexander [1 ]
Melnik, Dmitriy [1 ]
Lukashenko, Olga [1 ]
机构
[1] Kharkov Natl Univ Radio Elect, DAD Dept, UA-61166 Kharkov, Ukraine
来源
EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS | 2009年
关键词
Hardware Trojan; System-on-Chip; classification; detection methods; side channel analysis;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper describes a new threat to the security of integrated circuits (ICs) called Hardware Trojans. Such alterations can be embedded in safety critical, security and military systems, such as weapon control systems, battlefield communication systems, information collection and decision making systems, satellite electronics, banking systems, cryptosystems, etc. The reason is the current trend of IC fabrication migration to low-cost foundries, where additional malicious circuits can be inserted by adversary that could result in functional changes and the whole system failure. The goal of the paper is to describe security problem in IC manufacturing, analyze the existed methods with their bottlenecks for effective Trojan detection in large ICs, such as System-on-Chips (SoCs).
引用
收藏
页码:178 / 179
页数:2
相关论文
共 50 条
  • [1] The problem of hardware Trojans detection in system-on-chip
    DAD Department, Kharkov National University of Radio Electronics, 14, Lenin Ave., Kharkov, 61166, Ukraine
    Exp. Des. Appl. CAD Syst. Microelectron. - Proc. Int. Conf., CADSM, (178-179):
  • [2] Comparison of hardware IP components for system-on-chip
    Salminen, E
    Kuusihnna, K
    Hämäläinen, TD
    2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 69 - 73
  • [3] Parameterized hardware libraries for configurable system-on-chip technology
    Luk, W
    Kean, T
    Derbyshire, A
    Gause, J
    McKeever, S
    Mencer, O
    Yeow, A
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 125 - 129
  • [4] Hardware/Software Partitioning of Embedded System-on-Chip Applications
    Tang, Jia Wei
    Hau, Yuan Wen
    Marsono, M. N.
    2015 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2015, : 331 - 336
  • [5] Hardware DWT accelerator for MultiProcessor System-on-Chip on FPGA
    Borgio, Simone
    Bosisio, Davide
    Ferrandi, Fabrizio
    Monchiero, Matteo
    Santambrogio, Marco D.
    Sciuto, Donatella
    Tumeo, Antonino
    2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 107 - +
  • [6] Architecture of the reconfigurable ultrasonic system-on-chip hardware platform
    Gilliland, Spenser
    Govindan, Pramod
    Saniie, Jafar
    IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (04) : 301 - 308
  • [7] Formal modelling of synchronous hardware components for System-on-Chip
    Westerlund, Tomi
    Plosila, Juha
    2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2005, : 116 - 119
  • [8] Parameterized hardware libraries for configurable system-on-chip technology
    Luk, Wayne
    Kean, Tom
    Derbyshire, Arran
    Gause, Jörn
    McKeever, Steve
    Mencer, Oskar
    Yeow, Allen
    Canadian Journal of Electrical and Computer Engineering, 2001, 26 (3-4) : 125 - 129
  • [9] Interface based hardware/software validation of a system-on-chip
    Panigrahi, D
    Taylor, CN
    Dey, S
    IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2000, : 53 - 58
  • [10] Testability of cryptographic hardware and detection of Hardware Trojans
    Mukhopadhyay, Debdeep
    Chakraborty, Rajat Subhra
    Proceedings of the Asian Test Symposium, 2011, : 517 - 524