共 23 条
[1]
[Anonymous], 2012, J JAPAN I ELECT PACK, DOI DOI 10.5104/JIEP.11.217
[2]
MECHANISM OF FORMATION OF BUILT-UP EDGE
[J].
PRECISION ENGINEERING-JOURNAL OF THE INTERNATIONAL SOCIETIES FOR PRECISION ENGINEERING AND NANOTECHNOLOGY,
1984, 6 (03)
:148-151
[5]
Derakhshandeh J., 2019 22 EUR MICR PAC, P1
[6]
3D stacking using bump-less process for sub 10um pitch interconnects
[J].
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC),
2016,
:128-133
[8]
A Novel Resistance Measurement Methodology for In Situ UBM/Solder Interfacial Reaction Monitoring
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY,
2020, 10 (01)
:30-38
[9]
Failure Mechanism for Fine Pitch Microbump in Cu/Sn/Cu System During Current Stressing
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY,
2015, 5 (03)
:314-319
[10]
Hsiao ZC, 2015, 2015 International Conference on Electronic Packaging and iMAPS All Asia Conference (ICEP-IAAC), P834, DOI 10.1109/ICEP-IAAC.2015.7111128