An Efficient Threshold Voltage Model for Ultra Thin Body Double Gate/SOI MOSFETs

被引:3
作者
Mohammadi, Saeed [1 ]
Afzali-Kusha, Ali [1 ]
机构
[1] Univ Tehran, Nanoelect Ctr Excellence, Sch Elect & Comp Engn, Tehran, Iran
来源
ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON | 2009年
关键词
VOLUME INVERSION; DG;
D O I
10.1109/ULIS.2009.4897606
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, an efficient non-iterative approach for calculating the threshold voltage of the nanoscale double gate nMOSFET is presented. First, it is shown that the parabolic potential is a reasonable approximation for the body potential along the coordinate normal to the interfaces at the threshold of conduction. Then, the energies of confined carriers are determined by solving the Schrodinger's equation using the WKB approximation. All the coefficients of the potential polynomial are represented analytically in the threshold condition. To assess the accuracy of the proposed model, its predictions have been compared to the results of a numerical simulator and a previously published model. It is also observed that the approach can he extended to an iterative threshold voltage model for 4-terminal fully depleted SOI structures with intrinsic or doped body.
引用
收藏
页码:345 / 348
页数:4
相关论文
共 12 条
[1]   DOUBLE-GATE SILICON-ON-INSULATOR TRANSISTOR WITH VOLUME INVERSION - A NEW DEVICE WITH GREATLY ENHANCED PERFORMANCE [J].
BALESTRA, F ;
CRISTOLOVEANU, S ;
BENACHIR, M ;
BRINI, J ;
ELEWA, T .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (09) :410-412
[2]   A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETs [J].
Chen, QA ;
Harrell, EM ;
Meindl, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (07) :1631-1637
[3]   On the gate capacitance limits of nanoscale DG and FD SOI MOSFETs [J].
Ge, LX ;
Gámiz, F ;
Workman, GO ;
Veeraraghavan, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) :753-758
[4]   Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFETs [J].
Ge, LX ;
Fossum, JG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (02) :287-294
[5]   An analytical model for the threshold voltage shift caused by two-dimensional quantum confinement in undoped multiple-gate MOSFETs [J].
Granzner, Ralf ;
Schwierz, Frank ;
Polyakov, Vladimir M. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) :2562-2565
[6]  
HAGELSTEIN LP, 2004, INTR APPL QUANTUM S
[7]   An analytic model to account for quantum-mechanical effects of MOSFETs using a parabolic potential well approximation [J].
He, Jin ;
Chan, Mansun ;
Zhang, Xing ;
Wang, Yangyuan .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) :2082-2090
[8]   SUBMICROMETER NEAR-INTRINSIC THIN-FILM SOI COMPLEMENTARY MOSFETS [J].
LEE, CT ;
YOUNG, KK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) :2537-2547
[9]   Effective density-of-states approach to QM correction in MOS structures [J].
Ma, YT ;
Li, ZJ ;
Liu, LT ;
Tian, LL ;
Yu, ZP .
SOLID-STATE ELECTRONICS, 2000, 44 (03) :401-407
[10]   Quantum short-channel compact model for the threshold voltage in double-gate MOSFETs with high-permittivitty gate dielectrics [J].
Munteanu, D ;
Autran, JL ;
Harrison, S .
JOURNAL OF NON-CRYSTALLINE SOLIDS, 2005, 351 (21-23) :1911-1918