Equivalent Elmore delay for RLC trees

被引:137
|
作者
Ismail, YI
Friedman, EG
Neves, JL
机构
[1] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA
[2] IBM Microelect, Fishkill, NY 12533 USA
基金
美国国家科学基金会;
关键词
delay; inductance; interconnect; RLC; simulation; tree; VLSI;
D O I
10.1109/43.822622
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Closed-form solutions for the 50% delay, rise time, overshoots, and settling time of signals in an RLC tree are presented, These solutions have the same accuracy characteristics of the Elmore delay for RC trees and preserves the simplicity and recursive characteristics of the Elmore delay. Specifically, the complexity of calculating the time domain responses at all the nodes of an RLC tree is linearly proportional to the number of branches in the tree and the solutions are always stable. The closed-form expressions introduced here consider all damping conditions of an RLC circuit including the underdamped response, which is not considered by the Elmore delay due to the nonmonotone nature of the response. The continuous analytical nature of the solutions makes these expressions suitable for design methodologies and optimization techniques. Also, the solutions have significantly improved accuracy as compared to the Elmore delay for an overdamped response, The solutions introduced here for RLC trees can be practically used for the same purposes that the Elmore delay is used for RC trees.
引用
收藏
页码:83 / 97
页数:15
相关论文
共 50 条
  • [1] The Elmore delay as a bound for RC trees with generalized input signals
    Gupta, R
    Tutuianu, B
    Pileggi, LT
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (01) : 95 - 104
  • [2] Delay modeling for buffered RLY/RLC trees
    Wang, SL
    Chang, TW
    2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 237 - 240
  • [3] A New Delay Model for Distributed RLC Trees
    Li, Xiaochun
    Mao, Junfa
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2006, 1 (3-4): : 259 - 271
  • [4] Analytical delay computation for arbitrary distributed RLC trees
    Coulibaly, LM
    Kadim, HJ
    ISSCS 2005: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 717 - 720
  • [5] Improving Elmore model of RLC networks for Applying to SWCNT interconnects
    Behtoee, Behrouz
    Faez, Rahim
    MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 : 5078 - +
  • [6] Fast Estimation of Interconnects Delay in RLC Trees Using Neural Network
    Hoseini, Fahimeh Alsadat
    Masoumi, Nasser
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1051 - +
  • [7] Electrical Network Functions of Common-Ground Uniform Passive RLC Ladders and Their Elmore's Delay and Rise Times
    Kandic, D. B.
    Reljin, B. D.
    Reljin, I. S.
    MATHEMATICAL PROBLEMS IN ENGINEERING, 2013, 2013
  • [8] High speed RLC equivalent RC delay model for global VLSI interconnects
    Jadav, Sunil
    vashishath, Munish
    Chandel, Rajeevan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 100 (01) : 109 - 117
  • [9] High speed RLC equivalent RC delay model for global VLSI interconnects
    Sunil Jadav
    Munish vashishath
    Rajeevan Chandel
    Analog Integrated Circuits and Signal Processing, 2019, 100 : 109 - 117
  • [10] Elmore delay in the fractional order domain
    Soltan, Ahmed
    Radwan, Ahmed G.
    Yakovlev, Alex
    2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,