共 50 条
- [2] Delay modeling for buffered RLY/RLC trees 2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 237 - 240
- [3] A New Delay Model for Distributed RLC Trees JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2006, 1 (3-4): : 259 - 271
- [4] Analytical delay computation for arbitrary distributed RLC trees ISSCS 2005: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 717 - 720
- [5] Improving Elmore model of RLC networks for Applying to SWCNT interconnects MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 : 5078 - +
- [6] Fast Estimation of Interconnects Delay in RLC Trees Using Neural Network 2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1051 - +
- [9] High speed RLC equivalent RC delay model for global VLSI interconnects Analog Integrated Circuits and Signal Processing, 2019, 100 : 109 - 117
- [10] Elmore delay in the fractional order domain 2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,