Low Power Full Adder Using 8T Structure

被引：0

作者：

Bazzazi, Amin ^{[1
]}

Mahini, Alireza ^{[1
]}

Jelini, Jelveh ^{[1
]}

机构：

[1] Islamic Azad Univ, Dept Comp Engn, Gorgan Branch, Gorgan, Iran

来源：

INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTIST, IMECS 2012, VOL II | 2012年

关键词：

Full Adder; Low Power; CMOS; Delay;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A low power and high performance 1-bit full adder cell is proposed. The 8T Full Adder technique has been used for the generation of XOR function. Twelve state-of-theart 1-bit full adders and one proposed full adder are simulated with HSPICE using 0.18 mu m CMOS Technology at 1.8V supply voltage. By optimizing the transistor size in each stage the power and delay are minimized. The results of post-layout. simulation compared to similar reported ones illustrate significant improvement. Simulation results show great improvement in terms of Power-Delay-Product (PDP). The power consumption of this adder is 200nw.

引用

页码：1190 / 1194

页数：5

共 50 条

[21] A Low Power 8T SRAM Cell Design technique for CNFET
Kim, Young Bok
Kim, Yong-Bin
Lombardi, Fabrizio
Lee, Young Jun
ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 176 - +
[22] Low Power Noise Tolerant Domino 1-Bit Full Adder
Meher, Preetisudha
Mahapatra, Kamala Kanta
PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ENERGY CONVERSION TECHNOLOGIES (ICAECT): INTELLIGENT ENERGY MANAGEMENT: TECHNOLOGIES AND CHALLENGES, 2014, : 125 - 129
[23] Design and analysis of a novel low-power and energy-efficient 18T hybrid full adder
Amini-Valashani, Majid
Ayat, Mehdi
Mirzakuchaki, Sattar
MICROELECTRONICS JOURNAL, 2018, 74 : 49 - 59
[24] Ultra Low Power Full Adder Topologies
Moradi, Farshad
Wisland, Dag T.
Mahmoodi, Hamid
Aunet, Snorre
Cao, Tuan Vu
Peiravi, Ali
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 3158 - +
[25] Design of a novel low power 8-transistor 1-bit full adder cell
Wei, Yi
Shen, Ji-zhong
JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS, 2011, 12 (07): : 604 - 607
[26] Performance analysis of a low power high speed full adder
Bajpai, Paro
Mittal, Priyanka
Rana, Amita
Aneja, Bhupesh
2017 2ND INTERNATIONAL CONFERENCE ON TELECOMMUNICATION AND NETWORKS (TEL-NET), 2017, : 291 - 295
[27] Design and Analysis of FIR Filters Using Low Power Multiplier and Full Adder Cells
Kiruthika, S.
Starbino, A. Vimala
2017 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, INSTRUMENTATION AND COMMUNICATION ENGINEERING (ICEICE), 2017,
[28] Low Power Wallace Tree Multiplier Using Modified Full Adder
Jaiswal, Kokila Bharti
Kumar, Nithish, V
Seshadri, Pavithra
Lakshminarayanan, G.
2015 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2015,
[29] OPTIMIZED LOW POWER FULL ADDER DESIGN
Thenmozhi, V.
Muthaiah, R.
2017 INTERNATIONAL CONFERENCE ON NETWORKS & ADVANCES IN COMPUTATIONAL TECHNOLOGIES (NETACT), 2017, : 86 - 89
[30] Ultra Low-Power High-Speed Single-Bit Hybrid Full Adder Circuit
Kumar, Manoj
Baghel, R. K.
2017 8TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2017,

← 1 2 3 4 5 →