Low Power Full Adder Using 8T Structure

被引：0

作者：

Bazzazi, Amin ^{[1
]}

Mahini, Alireza ^{[1
]}

Jelini, Jelveh ^{[1
]}

机构：

[1] Islamic Azad Univ, Dept Comp Engn, Gorgan Branch, Gorgan, Iran

来源：

INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTIST, IMECS 2012, VOL II | 2012年

关键词：

Full Adder; Low Power; CMOS; Delay;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A low power and high performance 1-bit full adder cell is proposed. The 8T Full Adder technique has been used for the generation of XOR function. Twelve state-of-theart 1-bit full adders and one proposed full adder are simulated with HSPICE using 0.18 mu m CMOS Technology at 1.8V supply voltage. By optimizing the transistor size in each stage the power and delay are minimized. The results of post-layout. simulation compared to similar reported ones illustrate significant improvement. Simulation results show great improvement in terms of Power-Delay-Product (PDP). The power consumption of this adder is 200nw.

引用

页码：1190 / 1194

页数：5

共 50 条

[11] A SURVEY OF LOW POWER HIGH SPEED ONE BIT FULL ADDER
Chore, N. M.
Mandavgane, R. N.
RECENT ADVANCES IN NETWORKING, VLSI AND SIGNAL PROCESSING, 2010, : 302 - +
[12] CNFET based low power full adder circuit for VLSI applications
Hussain I.
Chaudhury S.
Nanoscience and Nanotechnology - Asia, 2020, 10 (03) : 286 - 291
[13] A Low Power Multiplexer Based Pass Transistor Logic Full Adder
Kamsani, Noor Ain
Thangasamy, Veeraiyah
Hashim, Shaiful Jahari
Bukhori, Muhammad Faiz
Yusoff, Zubaida
Hamidon, Mohd Nizar
2015 IEEE REGIONAL SYMPOSIUM ON MICRO AND NANOELECTRONICS (RSM), 2015, : 176 - 179
[14] Design of Low Power High Speed Full Adder Cell with XOR/XNOR Logic Gates
Alluri, Sudhakar
Dasharatha, M.
Naik, B. Rajendra
Reddy, N. S. S.
2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 565 - 570
[15] Low Power Array Multiplier Using Modified Full Adder
Srikanth, S.
ThahiraBanu, I.
VishnuPriya, G.
Usha, G.
PROCEEDINGS OF 2ND IEEE INTERNATIONAL CONFERENCE ON ENGINEERING & TECHNOLOGY ICETECH-2016, 2016, : 1041 - 1044
[16] A low-power bootstrapped CMOS full adder
Hernández, MA
Aranda, ML
2005 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONICS ENGINEERING (ICEEE), 2005, : 243 - 246
[17] DESIGN OF LOW POWER 8T SRAM WITH SCHMITT TRIGGER LOGIC
Kumar, A. Kishore
Somasundareswari, D.
Duraisamy, V.
Pradeepa, T. Shunbaga
JOURNAL OF ENGINEERING SCIENCE AND TECHNOLOGY, 2014, 9 (06): : 670 - 677
[18] Design Low Power 10T Full Adder Using Process and Circuit Techniques
Mishra, Shipra
Tomar, Shelendra Singh
Akashe, Shyam
7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 325 - 328
[19] High Stable and Low Power 8T CNTFET SRAM Cell
Elangovan, M.
Gunavathi, K.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (05)
[20] Low Power 16-T CMOS Full Adder Design
Borude, Pravin V.
Agrawal, Sushma S.
PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS), 2018, : 1130 - 1134

← 1 2 3 4 5 →