Low Power Full Adder Using 8T Structure

被引：0

作者：

Bazzazi, Amin ^{[1
]}

Mahini, Alireza ^{[1
]}

Jelini, Jelveh ^{[1
]}

机构：

[1] Islamic Azad Univ, Dept Comp Engn, Gorgan Branch, Gorgan, Iran

来源：

INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTIST, IMECS 2012, VOL II | 2012年

关键词：

Full Adder; Low Power; CMOS; Delay;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A low power and high performance 1-bit full adder cell is proposed. The 8T Full Adder technique has been used for the generation of XOR function. Twelve state-of-theart 1-bit full adders and one proposed full adder are simulated with HSPICE using 0.18 mu m CMOS Technology at 1.8V supply voltage. By optimizing the transistor size in each stage the power and delay are minimized. The results of post-layout. simulation compared to similar reported ones illustrate significant improvement. Simulation results show great improvement in terms of Power-Delay-Product (PDP). The power consumption of this adder is 200nw.

引用

页码：1190 / 1194

页数：5

共 10 条

[1]

[Anonymous], J COMPUTERS

[2]

Balasubramanian P, 2010, EUR CONF SYST, P175

[3] A review of 0.18-μm full adder performances for tree structured arithmetic circuits [J].

Chang, CH ;

Gu, JM ;

Zhang, MY .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (06) :686-695

[4] Transistor- and circuit-design optimization for low-power CMOS [J].

Chang, Mi-Chang ;

Chang, Chih-Sheng ;

Chao, Chih-Ping ;

Goto, Ken-Ichi ;

Ieong, Meikei ;

Lu, Lee-Chung ;

Diaz, Carlos H. .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (01) :84-95

[5] Ultralow-Power Design in Near-Threshold Region [J].

Markovic, Dejan ;

Wang, Cheng C. ;

Alarcon, Louis P. ;

Liu, Tsung-Te ;

Rabaey, Jan M. .

PROCEEDINGS OF THE IEEE, 2010, 98 (02) :237-252

[6]

Moaiyeri Mohammad Hossein, 2009, J COMPUTERS, V4

[7]

Navi K., 2009, EUROPEAN J SCI RES, V26

[8]

Rabaey Jan M, 2002, DIGITAL INTEGRATED C

[9]

Shams A. M., 2002, IEEE T VLSI SYSTEMS, V10

[10]

Sharma V, 2011, INT J SCI ENG RES, V2

← 1 →