Modeling the temperature distribution of multi-chip integrated circuits combining Wire-Bond and Flip-Chip technologies

被引：0

作者：

Boriskov, P. P. ^{[1
]}

Ershova, N. Yu ^{[1
]}

Putrolaynen, V. V. ^{[1
]}

Seredov, P. N. ^{[1
]}

Belyaev, M. A. ^{[1
]}

机构：

[1] Petrozavodsk State Univ, Inst Phys & Technol, 33 Lenin Str, Petrozavodsk 185910, Russia

来源：

INTERNATIONAL SCIENTIFIC CONFERENCE ON APPLIED PHYSICS, INFORMATION TECHNOLOGIES AND ENGINEERING (APITECH-2019) | 2019年 / 1399卷

关键词：

D O I：

10.1088/1742-6596/1399/2/022036

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

On the basis of finite-element computer modeling, the temperature distribution of a multi-chip integrated circuit was calculated in System on Package configuration, combining Wire-Bond and Flip-Chip technologies. Technical recommendations are suggested for choosing a compound, taking into account the continuous layer of the compound separating the active elements and the heat sink.

引用

页数：5

共 50 条

[1] Temperature Evolution as an effect of Wire-bond Failures in a Multi-Chip IGBT Power Module
Degrenne, N.
Delamea, R.
Mollov, S.
2020 22ND EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'20 ECCE EUROPE), 2020,
[2] Circuit modeling of isolation in flip-chip microwave integrated circuits
Ito, R
Jackson, RW
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1997, : 217 - 220
[3] Comparing Flip-Chip and Wire-bond Package Effects on a Receiver Low-Noise Amplifier
Lu, Kuan-Chung
Horng, Tzyy-Sheng
Han, Fu-Yi
Cheng, Hung-Hsiang
Chiu, Chi-Tsung
Hung, Chih-Pin
2010 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGE & SYSTEMS SYMPOSIUM, 2010,
[4] Golden Bump Based Flip-Chip Interconnection for Superconducting Multi-Chip Module
Li, Kun
Xu, Gaowei
Zhao, Wenbo
Xiao, Kelaiti
Ren, Jie
Wang, Zhen
Xie, Xiaoming
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2023, 33 (05)
[5] A novel flip-chip interconnection process for integrated circuits
Sugden, Mark W.
Hutt, David A.
Whalley, David C.
Liu, Changqing
CIRCUIT WORLD, 2012, 38 (04) : 214 - 218
[6] FIB techniques to debug flip-chip integrated circuits
Intel Corp, Santa Clara, United States
Semiconductor International, 1998, 21 (03): : 111 - 112
[7] Low-cost, high reliability flip-chip removal for multi-chip modules
Stalter, KA
Jackson, RA
Linnell, DC
49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 446 - 450
[8] Low-cost, high reliability flip-chip removal for multi-chip modules
Stalter, Kathleen A.
Jackson, Raymond A.
Linnell, David C.
Proceedings - Electronic Components and Technology Conference, 1999, : 446 - 450
[9] Dicing Tape Evaluation for Wire-Bond and Bumped Flip Chip Wafer Applications
Pan, Shannon
Li, Kent
Dang, Shannon
Chen, Xing Long
Zhang, Yalong
Liu, Kevin
Kopp, Bill
Haji-Rahim, Mohsen
Warren, Waite
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 731 - 734
[10] Packaging Effects on the Figure of Merit of a CMOS Cascode Low-Noise Amplifier: Flip-chip versus Wire-bond
Han, Fu-Yi
Lu, Kung-Chung
Horng, Tzyy-Sheng
Lin, Jenshan
Cheng, Hung-Hsiang
Chiu, Chi-Tsung
Hung, Chih-Pin
2009 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-3, 2009, : 601 - +

← 1 2 3 4 5 →