共 13 条
- [2] Jones RM, 2018, MECH COMPOS MATER
- [3] Kteyan A., 2019, P IEEE IRPS MAY, P1, DOI [10.1109/IRPS.2019.8720471, DOI 10.1109/IRPS.2019.8720471]
- [5] Chip-package-interaction Modeling of ultra Low-k/Copper back end of line [J]. PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 13 - +
- [6] Radojcic R., 2017, More-Than-Moore 2. 5D and 3D SiP Integration
- [8] Sukharev V., 2019, P INT 3D SYST INT C, P1
- [10] Multi-scale Simulation Methodology for Stress Assessment in 3D IC: Effect of Die Stacking on Device Performance [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (01): : 63 - 72