Stress migration study of Cu interconnect with various low-K dielectrics

被引:0
|
作者
Lin, MW [1 ]
Hsieh, CH [1 ]
Yang, CW [1 ]
Tsai, MH [1 ]
Shue, SL [1 ]
Yu, CH [1 ]
Liang, MS [1 ]
机构
[1] Taiwan Semicond Mfg Co, Res & Dev, Hsinchu, Taiwan
来源
ADVANCED METALLIZATION CONFERENCE 2001 (AMC 2001) | 2001年
关键词
copper; interconnect; low-K; stress; migration; package; dielectric;
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
Three different kinds of low-K materials were selected for stress migration (SM) study. The critical temperature ranging from 150degreesC to 400degreesC was investigated. The difference of failure rate of stress migration among those three low-K materials has been observed. The resistance measurement for monitoring its change was executed at wafer level and package level. The experimental results showed the consistence between wafer level and package level testing. From the results of package level testing, we can screen out low-K material with better lifetime from failure rate. The failure analysis was done after thermal stress. Finally, the comparison of lifetime between low-K materials and FSG was examined.
引用
收藏
页码:457 / 463
页数:7
相关论文
共 50 条
  • [1] A New Stress Migration Failure Mode in Highly Scaled Cu/Low-k Interconnects
    Lee, Chang-Chun
    Oates, Anthony S.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (02) : 529 - 531
  • [2] Low-k dielectrics for nanoscale MOSFETS
    Raja, P. S.
    Daniel, R. Joseph
    INTERNATIONAL CONFERENCE ON MODELLING OPTIMIZATION AND COMPUTING, 2012, 38 : 2048 - 2052
  • [3] Characterization of line-edge roughness in Cu/low-k interconnect pattern
    Yamaguchi, Atsuko
    Ryuzaki, Daisuke
    Takeda, Ken-ichi
    Yamamoto, Jiro
    Kawadai, Hiroki
    Lizum, Takashi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2501 - 2505
  • [4] Cu/barrier CMP on porous low-k based interconnect schemes
    Gottfried, K.
    Schubert, I.
    Schulz, S. E.
    Gessner, T.
    MICROELECTRONIC ENGINEERING, 2006, 83 (11-12) : 2218 - 2224
  • [5] Comparison of Cu and Co Integration with Porous Low-k SiOCH Dielectrics
    Cheng, Yi-Lung
    Huang, Hong-Chang
    Lee, Chih-Yen
    Chen, Giin-Shan
    Fang, Jau-Shiung
    THIN SOLID FILMS, 2020, 704
  • [6] Evaluation of Inter and Intra Level TDDB of Cu/Low-k Interconnect for High Voltage Application
    Lin, Mingte
    Yang, Chihching
    Chen, Hung-Yu
    Juan, Alex
    Su, K. C.
    King, Ya-Chin
    2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
  • [7] Effect of low-k dielectric on stress and stress-induced damage in Cu interconnects
    Paik, JM
    Park, H
    Joo, YC
    MICROELECTRONIC ENGINEERING, 2004, 71 (3-4) : 348 - 357
  • [8] Low-k/Cu interconnect integration with low-damage ash using atomic hydrogen
    Tomioka, Kazuhiro
    Kondo, Seiichi
    Ohhashi, Naofumi
    Suzuki, Takamasa
    Soda, Eiichi
    Kobayashi, Nobuyoshi
    Advanced Metallization Conference 2006 (AMC 2006), 2007, : 61 - 66
  • [9] New dry tool after cleaning of low-k dielectrics
    Okuda, S
    Sugimoto, H
    Hashizume, A
    Tsujikawa, H
    Imai, M
    Asai, G
    ULTRA CLEAN PROCESSING OF SILICON SURFACES V, 2003, 92 : 287 - 291
  • [10] Integration of copper with an organic low-k dielectric in 0.12-μm node interconnect
    Fayolle, M
    Passemard, G
    Assous, M
    Louis, D
    Beverina, A
    Gobil, Y
    Cluzel, J
    Arnaud, L
    MICROELECTRONIC ENGINEERING, 2002, 60 (1-2) : 119 - 124