Space-time equations for non-unimodular mappings

被引:1
作者
Xue, JL [1 ]
Lenders, P
机构
[1] Univ New S Wales, Sch Engn & Comp Sci, Sydney, NSW 2052, Australia
[2] Univ New England, Sch Math & Comp Sci, Armidale, NSW 2351, Australia
关键词
systolic array; multirate array; recurrence equations; space-time mapping;
D O I
10.1080/00207160210953
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
The class of systems of uniform recurrence equations (UREs) is closed under uni-modular transformations. As a result, every systolic array described by a unimodular mapping can be specified by a system of space-time UREs, in which the time and space coordinates are made explicit. As non-unimodular mappings are frequently used in systolic designs, this paper presents a method that derives space-time equations for systolic arrays described by non-unimodular mappings. The space-time equations for non-unimodular mappings are known elsewhere as sparse UREs (SUREs) because the domains of their variables are sparse and their data dependences are uniform. Our method is compositional in that space-time SUREs can be further transformed by unimodular and non-unimodular mappings, allowing a straightforward implementation in systems like ALPHA, Specifying a systolic design by space-time equations has two advantages. First, the space-time equations exhibit all useful properties about the design, allowing the design to be formally verified. Second, depending on the application area and performance requirement, the space-time equations can be realised as custom VLSI systems, FPGAs, or programs to be run on a parallel computer.
引用
收藏
页码:555 / 572
页数:18
相关论文
共 20 条
[1]  
Banerjee U., 1993, LOOP TRANSFORMATIONS
[3]   ORGANIZATION OF COMPUTATIONS FOR UNIFORM RECURRENCE EQUATIONS [J].
KARP, RM ;
MILLER, RE ;
WINOGRAD, S .
JOURNAL OF THE ACM, 1967, 14 (03) :563-&
[4]  
KUNG HT, 1988, INTRO VLSI SYSTEMS
[5]  
KUNG SY, 1988, VLSI PROCESSOR ARRAY
[6]  
Le Verge H., 1991, Journal of VLSI Signal Processing, V3, P173, DOI 10.1007/BF00925828
[7]   Multirate VLSI arrays and their synthesis [J].
Lenders, P ;
Rajopadhye, S .
IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (05) :515-529
[8]  
LI W, 1992, LECTURE NOTES COMPUT, V757, P391
[9]  
MARINA C, 1986, ACM S PRINC PROGR LA, P131
[10]   ON THE DESIGN OF ALGORITHMS FOR VLSI SYSTOLIC ARRAYS [J].
MOLDOVAN, DI .
PROCEEDINGS OF THE IEEE, 1983, 71 (01) :113-120