A Markov Model for Low-Power High-Fidelity Design-Space Exploration

被引:2
作者
Cao, Jing [1 ]
Nymeyer, Albert [1 ]
机构
[1] Univ New South Wales, Sch Comp Sci & Engn, Sydney, NSW, Australia
来源
13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS | 2010年
关键词
high-level synthesis; Markov model; low power; leak-age power; area complexity; high fidelity; TRANSITION MATRIX; AREA;
D O I
10.1109/DSD.2010.47
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We use a Markov model to specify the behaviour of a protocol, and show an analysis of this model can generate a high-level design space that an engineer can explore. The behaviour that we study is the leakage power and the area complexity. The design space generated from the Markov model is shown to have high fidelity, which means it faithfully reflects the corresponding 'implementation space', and the lowest-power design will synthesise to the lowest-power implementation. In effect, the high-level Markov-based analysis we carry out allows low-level behaviour to be predicted, and this diminishes the need for extensive, time-consuming simulation. We also compute the theoretical lower and upper bounds of power, and in so doing, can determine how close our high-level designs are to being optimal. To test fidelity, we apply two different simulation tools, and measure the correlation between our high-level estimates and the results produced by simulation. In a case study, we predict which design of an AMBA protocol will consume least total power and cover least area.
引用
收藏
页码:115 / 122
页数:8
相关论文
共 50 条
  • [21] Design and Implementation of A High-Precision Low-Power Instrumentation Amplifier
    Zhao, Xueting
    Xing, Xinpeng
    Luan, Gaofeng
    Wu, Zhengzhong
    Wang, Zhihua
    2022 5TH INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS AND SIMULATION (ICCSS 2022), 2022, : 111 - 115
  • [22] LOW-POWER DESIGN TECHNIQUES FOR HIGH-PERFORMANCE CMOS ADDERS
    KO, UM
    BALSARA, PT
    LEE, W
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) : 327 - 333
  • [23] Analysis and design of high-speed and low-power CMOS PLAs
    Wang, JS
    Chang, CR
    Yeh, CW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (08) : 1250 - 1262
  • [24] Low-Voltage Low-Power CMOS Design
    Dokic, Branko L.
    Pesic-Brdanin, Tatjana
    Cavka, Drago
    2016 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (INDEL), 2016,
  • [25] A high-fidelity wave-to-wire model for wave energy converters
    Penalba, Markel
    Ringwood, John V.
    RENEWABLE ENERGY, 2019, 134 : 367 - 378
  • [26] Electrostatically doped tunnel CNTFET model for low-power VLSI circuit design
    Bala, Shashi
    Khosla, Mamta
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (04) : 1528 - 1535
  • [27] Design-Space Exploration of Mixed-precision DNN Accelerators based on Sum-Together Multipliers
    Urbinati, Luca
    Casu, Mario R.
    2023 18TH CONFERENCE ON PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIME, 2023, : 377 - 380
  • [28] Design Methodology for Low-Power Embedded Microprocessors
    Manuzzato, Andrea
    Campi, Fabio
    Liberali, Valentino
    Pandini, Davide
    2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, : 259 - +
  • [29] Electrostatically doped tunnel CNTFET model for low-power VLSI circuit design
    Shashi Bala
    Mamta Khosla
    Journal of Computational Electronics, 2018, 17 : 1528 - 1535
  • [30] Pipelining method for low-power and high-speed SAR ADC design
    Ziba Fazel
    Saeed Saeedi
    Mojtaba Atarodi
    Analog Integrated Circuits and Signal Processing, 2016, 87 : 353 - 368