A nanoanalytical investigation of the Ga2O3/GaGdO dielectric gate stack for InGaAs based MOSFET devices

被引：3

作者：

Longo, P. ^{[1
]}

Paterson, G. W. ^{[1
]}

Holland, M. C. ^{[2
]}

Thayne, I. G. ^{[2
]}

Craven, A. J. ^{[1
]}

机构：

[1] Univ Glasgow, Dept Phys & Astron, Glasgow G12 8QQ, Lanark, Scotland

[2] Univ Glasgow, Dept Elect & Elect Engn, Glasgow G12 8LT, Lanark, Scotland

来源：

MICROELECTRONIC ENGINEERING | 2009年 / 86卷 / 7-9期

基金：

英国工程与自然科学研究理事会;

关键词：

TEM; EELS; InGaAs; MOSFET; Chemical analysis; Electrical properties; Dielectric stack; Oxide layer; GAAS;

D O I：

10.1016/j.mee.2009.03.131

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a subnanometer characterization of the Ga2O3/GdGaO dielectric gate stack grown on top of InGaAs lattice matched to n(+) InP substrate is presented. The paper shows the analysis of two samples grown using different substrate temperature. This clearly affects the electrical characteristics as well as the photoluminescence properties. The paper also describes how the growth conditions of oxide stack affect the elemental distribution across the interface region. (C) 2009 Elsevier B.V. All rights reserved.

引用

页码：1568 / 1570

页数：3

共 15 条

[11] Role of Ga2O3 template thickness and gadolinium mole fraction in GdxGa0.4-xO0.6/Ga2O3 gate dielectric stacks on GaAs [J].

Passlack, M ;

Medendorp, N ;

Gregory, R ;

Braddock, D .

APPLIED PHYSICS LETTERS, 2003, 83 (25) :5262-5264

[12] Gallium oxide (Ga2O3)on gallium arsenide -: A low defect, high-K system for future devices [J].

Paterson, G. W. ;

Wilson, J. A. ;

Moran, D. ;

Hill, R. ;

Long, A. R. ;

Thayne, I. ;

Passlack, M. ;

Droopad, R. .

MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 2006, 135 (03) :277-281

[13] High-Performance In0.7Ga0.3As-Channel MOSFETs With High-κ Gate Dielectrics and α-Si Passivation [J].

Sun, Yanning ;

Kiewra, Edward W. ;

de Souza, Joel P. ;

Bucchignano, James J. ;

Fogel, Keith E. ;

Sadana, Devendra K. ;

Shahidi, Ghavam G. .

IEEE ELECTRON DEVICE LETTERS, 2009, 30 (01) :5-7

[14] High-performance inversion-type enhancement-mode InGaAs MOSFET with maximum drain current exceeding 1 A/mm [J].

Xuan, Y. ;

Wu, Y. Q. ;

Ye, P. D. .

IEEE ELECTRON DEVICE LETTERS, 2008, 29 (04) :294-296

[15] Inversion-type indium phosphide metal-oxide-semiconductor field-effect transistors with equivalent oxide thickness of 12 Å using stacked HfAlOx/HfO2 gate dielectric [J].

Zhao, Han ;

Shahrjerdi, Davood ;

Zhu, Feng ;

Kim, Hyoung-Sub ;

Ok, Injo ;

Zhang, Manghong ;

Yum, Jung Hwan ;

Banerjee, Sanjay K. ;

Lee, Jack C. .

APPLIED PHYSICS LETTERS, 2008, 92 (25)

← 1 2 →