Optimized design of interconnected bus on chip for low power

被引：0

作者：

Li, Donghai ^{[1
]}

Ma, Guangsheng ^{[1
]}

Feng, Gang ^{[1
]}

机构：

[1] Haerbin Engn Univ, Coll Comp Sci & Technol, Haerbin 150001, Heilongjiang, Peoples R China

来源：

COMPUTATIONAL SCIENCE - ICCS 2006, PT 4, PROCEEDINGS | 2006年 / 3994卷

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In this paper, we firstly propose an on-chip bus power consumption model, which includes the self transition power dissipated on the signal lines and the coupled transition power dissipated between every two signal lines. And then a new heuristic algorithm is proposed to determine a physical order of signal lines in bus. Experimental results show an average power saving 26.85%.

引用

页码：645 / 652

页数：8

共 50 条

[41] An optimized design strategy and a paradigm for low power IoT devices
Rajesh, Ammu Lakshmy
Patrikar, Rajendra
2018 9TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2018,
[42] Design & Verification of Serial Low-power Inter-chip Media Bus (SLIMbus) Device Controller Supporting MIPI Standard
Pareshbhai, Shah Rahil
Jagtap, Santosh
2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 932 - 936
[43] Low power design of a field sequential color LCoS chip
Liu Yan-yan
Geng Wei-dong
Dai Yong-ping
OPTOELECTRONICS LETTERS, 2009, 5 (05) : 341 - 343
[44] Low power design of a field sequential color LCoS chip
刘艳艳
耿卫东
代永平
OptoelectronicsLetters, 2009, 5 (05) : 341 - 343
[45] Low Power Design for On-chip Networking Processing System
Jin, Jie
Sun, Lingling
Guo, Feng
Wang, Xiaojun
2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 154 - 159
[46] Bus power estimation and power-efficient bus arbitration for system-on-a-chip embedded systems
Ning, K
Kaeli, D
POWER-AWARE COMPUTER SYSTEMS, 2005, 3471 : 95 - 106
[47] On-chip bus modeling for power and performance estimation
Lee, Je-Hoon
Cho, Young-Shin
Kim, Seok-Man
Cho, Kyoung-Rok
EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION - PROCEEDINGS, 2007, 4599 : 200 - +
[48] Optimized coordination of transmission network outages in interconnected power grids
Zanghi, Rainer
Stacchini de Souza, Julio C.
Do Coutto Filho, Milton B.
Assis, Tatiana M. L.
ELECTRIC POWER SYSTEMS RESEARCH, 2019, 170 : 72 - 80
[49] Power System Stabilizers Design for Interconnected Power Systems
Gurrala, Gurunath
Sen, Indraneel
IEEE TRANSACTIONS ON POWER SYSTEMS, 2010, 25 (02) : 1042 - 1051
[50] Latency-Optimized Design of Data Bus Inversion
Pae, Sung-il
Kwon, Kon-Woo
ELECTRONICS, 2022, 11 (08)

← 1 2 3 4 5 →