Optimized design of interconnected bus on chip for low power

被引：0

作者：

Li, Donghai ^{[1
]}

Ma, Guangsheng ^{[1
]}

Feng, Gang ^{[1
]}

机构：

[1] Haerbin Engn Univ, Coll Comp Sci & Technol, Haerbin 150001, Heilongjiang, Peoples R China

来源：

COMPUTATIONAL SCIENCE - ICCS 2006, PT 4, PROCEEDINGS | 2006年 / 3994卷

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In this paper, we firstly propose an on-chip bus power consumption model, which includes the self transition power dissipated on the signal lines and the coupled transition power dissipated between every two signal lines. And then a new heuristic algorithm is proposed to determine a physical order of signal lines in bus. Experimental results show an average power saving 26.85%.

引用

页码：645 / 652

页数：8

共 50 条

[21] Dynamically optimized synchronous communication for low power system on chip designs
Chandra, V
Carpenter, G
Burns, J
21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 134 - 139
[22] Real Chip Evaluation of a Low Power CGRA with Optimized Application Mapping
Kojima, Takuya
Ando, Naoki
Matshushita, Yusuke
Okuhara, Hayate
Ng Anh Vu Doan
Amano, Hideharu
HEART 2018: PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON HIGHLY-EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, 2018,
[23] Technology elements and chip design for low power applications
Hook, Terence B.
2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 435 - 438
[24] LOW POWER: a chip and system-design primer
Salas, Mike
EDN, 2010, 55 (11) : 24 - 29
[25] Low power bluetooth single-chip design
Borremans, M
Goetschalckx, P
ANALOG CIRCUIT DESIGN: RF CIRCUITS: WIDE BAND, FRONT-ENDS,DAC'S, DESIGN METHODOLOGY AND VERIFICATION FOR RF AND MIXED-SIGNAL SYSTEMS, LOW POWER AND LOW VOLTAGE, 2006, : 25 - +
[26] Design of Low Power On-Chip Processor Arrays
Lari, Vahid
Muddasani, Shravan
Boppu, Srinivas
Hannig, Frank
Teich, Juergen
2012 IEEE 23RD INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2012, : 165 - 168
[27] DESIGN OF A LOW POWER NETWORK INTERFACE FOR NETWORK ON CHIP
Swaminathan, K.
Lakshminarayanan, G.
Lang, Frank
Fahmi, Maher
Ko, Seok-Bum
2013 26TH ANNUAL IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2013, : 565 - 568
[28] Low Power Chip & System Design for Biomedical Applications
Otis, Brian
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
[29] DEsign of bus Bar Structure in Power Converter Circuitto Obtain Optimized Switching Waveform
Mitsui K.
Wada K.
IEEJ Transactions on Industry Applications, 2020, 140 (11) : 817 - 825
[30] A power efficient on-chip bus design with dynamic voltage and frequency scaling scheme
Ho, Ying-Chieh
Chen, Ya-Ting
Su, Chauchin
International Journal of Electrical Engineering, 2010, 17 (03): : 207 - 215

← 1 2 3 4 5 →