Optimized design of interconnected bus on chip for low power

被引：0

作者：

Li, Donghai ^{[1
]}

Ma, Guangsheng ^{[1
]}

Feng, Gang ^{[1
]}

机构：

[1] Haerbin Engn Univ, Coll Comp Sci & Technol, Haerbin 150001, Heilongjiang, Peoples R China

来源：

COMPUTATIONAL SCIENCE - ICCS 2006, PT 4, PROCEEDINGS | 2006年 / 3994卷

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In this paper, we firstly propose an on-chip bus power consumption model, which includes the self transition power dissipated on the signal lines and the coupled transition power dissipated between every two signal lines. And then a new heuristic algorithm is proposed to determine a physical order of signal lines in bus. Experimental results show an average power saving 26.85%.

引用

页码：645 / 652

页数：8

共 50 条

[1] Optimized design of interconnected bus on chip for low power
Li, Donghai
Ma, Guangsheng
Feng, Gang
FIRST INTERNATIONAL MULTI-SYMPOSIUMS ON COMPUTER AND COMPUTATIONAL SCIENCES (IMSCCS 2006), PROCEEDINGS, VOL 2, 2006, : 298 - +
[2] Design of interconnected bus for low power based on Boolean process
Li, Donghai
Ma, Guangsheng
Feng, Gang
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1346 - +
[3] Low-power design methodology for an on-chip bus with adaptive bandwidth capability
Bashirullah, R
Liu, WT
Cavin, RK
40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 628 - 633
[4] Design and analysis of high speed low power reusable on chip bus based on wishbone
Bachanna, Prashant
Jalad, Vivek
Shetkar, Sharanbasappa
2014 FIFTH INTERNATIONAL CONFERENCE ON SIGNAL AND IMAGE PROCESSING (ICSIP 2014), 2014, : 197 - 200
[5] Analysis of pulse signaling for low-power on-chip global bus design
Chen, Min
Cao, Yu
ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 401 - +
[6] Serial-Link Bus: A Low-Power On-Chip Bus Architecture
Ghoneima, Maged
Ismail, Yehea
Khellah, Muhammad M.
Tschanz, James
De, Vivek
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (09) : 2020 - 2032
[7] Serial-link bus: A low-power on-chip bus architecture
Ghoneima, M
Ismail, Y
Khellah, M
Tschanz, J
De, VV
ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 541 - 546
[8] Ant Lion Optimized Bufferless Routing in the Design of Low Power Application Specific Network on Chip
Venkataraman, N. L.
Kumar, R.
Shakeel, P. Mohamed
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2020, 39 (02) : 961 - 976
[9] Ant Lion Optimized Bufferless Routing in the Design of Low Power Application Specific Network on Chip
N. L. Venkataraman
R. Kumar
P. Mohamed Shakeel
Circuits, Systems, and Signal Processing, 2020, 39 : 961 - 976
[10] Efficient low power/low swing bus design architectures
Rjoub, A
Koufopavlou, O
VLSI DESIGN, 2001, 12 (03) : 415 - 429

← 1 2 3 4 5 →