Low-Power FinFET Circuit Synthesis Using Multiple Supply and Threshold Voltages

被引:9
|
作者
Mishra, Prateek [1 ]
Muttreja, Anish [1 ]
Jha, Niraj K. [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
关键词
Low-power; TCMS; linear programming; synthesis; DESIGN;
D O I
10.1145/1543438.1543440
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
According to Moore's law, the number of transistors in a chip doubles every 18 months. The increased transistor-count leads to increased power density. Thus, in modern circuits, power efficiency is a central determinant of circuit efficiency. With scaling, leakage power accounts for an increasingly larger portion of the total power consumption in deep submicron technologies (>40%). FinFET technology has been proposed as a promising alternative to deep submicron bulk CMOS technology, because of its better scalability, short-channel characteristics, and ability to suppress leakage current and mitigate device-to-device variability when compared to bulk CMOS. The subthreshold slope of a FinFET is approximately 60mV which is close to ideal. In this article, we propose a methodology for low-power FinFET based circuit synthesis. A mechanism called TCMS (Threshold Control through Multiple Supply Voltages) was previously proposed for improving the power efficiency of FinFET based global interconnects. We propose a significant generalization of TOMS to the design of any logic circuit. This scheme represents a significant divergence from the conventional multiple supply voltage schemes considered in the past. It also obviates the need for voltage level-converters. We employ accurate delay and power estimates using table look-up methods based on HSPICE simulations for supply voltage and threshold voltage optimization. Experimental results demonstrate that TCMS can provide power savings of 67.6% and device area savings of 65.2% under relaxed delay constraints. Two other variants of TCMS are also proposed that yield similar benefits. We compare our scheme to extended cluster voltage scaling (ECVS), a popular dual-V-dd scheme presented in the literature. ECVS makes use of voltage level-converters. Even when it is assumed that these level-converters have zero delay, thus significantly favoring ECVS in time-constrained power optimization, TCMS still outperforms ECVS.
引用
收藏
页数:23
相关论文
共 50 条
  • [41] An Ultra Low-Power CMOS Transceiver Using Various Low-Power Techniques for LR-WPAN Applications
    Kwon, Yong-Il
    Park, Sang-Gyu
    Park, Ta-Joon
    Cho, Koon-Shik
    Lee, Hai-Young
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (02) : 324 - 336
  • [42] A low-power conditional analog correlated multiple sampling circuit for low-noise CMOS image sensor
    Xu, Jiangtao
    Wei, Jiahao
    Chen, Quanmin
    Zha, Wanbin
    Nie, Kaiming
    MICROELECTRONICS JOURNAL, 2022, 123
  • [43] A low-power RF integrated circuit for implantable sensors
    Mohammad A. Adeeb
    Hung Nguyen
    Syed K. Islam
    Mo Zhang
    Analog Integrated Circuits and Signal Processing, 2006, 47 : 355 - 363
  • [44] Low-power printed circuit board fluxgate sensor
    Kubik, Jan
    Pavel, Lukas
    Ripka, Pavel
    Kaspar, Petr
    IEEE SENSORS JOURNAL, 2007, 7 (1-2) : 179 - 183
  • [45] A novel low-power logic circuit design scheme
    Starzyk, Janusz A.
    He, Haibo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (02) : 176 - 180
  • [46] A low-power readout circuit design for capacitive microsensors
    Aezinia, Fatemeh
    Bahreyni, Behraad
    2015 IEEE SENSORS, 2015, : 839 - 842
  • [47] A Low-Power Photovoltaic Maximum Power Point Tracking Circuit for WSNs
    Zhang, Gaofei
    Ma, Rui
    You, Zheng
    Zhang, Zichen
    MICRO-NANO TECHNOLOGY XIV, PTS 1-4, 2013, 562-565 : 1045 - 1051
  • [48] Logic transformation for low-power synthesis
    Kim, KW
    Kim, T
    Hwang, TT
    Kang, SM
    Liu, CL
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (02) : 265 - 283
  • [49] FDR 2.0: A Low-Power Dynamically Reconfigurable Architecture and Its FinFET Implementation
    Lin, Ting-Jung
    Zhang, Wei
    Jha, Niraj K.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (10) : 1987 - 2000
  • [50] Low-Power Unsigned Divider and Square Root Circuit Designs Using Adaptive Approximation
    Jiang, Honglan
    Liu, Leibo
    Lombardi, Fabrizio
    Han, Jie
    IEEE TRANSACTIONS ON COMPUTERS, 2019, 68 (11) : 1623 - 1634