Low-Power FinFET Circuit Synthesis Using Multiple Supply and Threshold Voltages

被引:9
|
作者
Mishra, Prateek [1 ]
Muttreja, Anish [1 ]
Jha, Niraj K. [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
关键词
Low-power; TCMS; linear programming; synthesis; DESIGN;
D O I
10.1145/1543438.1543440
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
According to Moore's law, the number of transistors in a chip doubles every 18 months. The increased transistor-count leads to increased power density. Thus, in modern circuits, power efficiency is a central determinant of circuit efficiency. With scaling, leakage power accounts for an increasingly larger portion of the total power consumption in deep submicron technologies (>40%). FinFET technology has been proposed as a promising alternative to deep submicron bulk CMOS technology, because of its better scalability, short-channel characteristics, and ability to suppress leakage current and mitigate device-to-device variability when compared to bulk CMOS. The subthreshold slope of a FinFET is approximately 60mV which is close to ideal. In this article, we propose a methodology for low-power FinFET based circuit synthesis. A mechanism called TCMS (Threshold Control through Multiple Supply Voltages) was previously proposed for improving the power efficiency of FinFET based global interconnects. We propose a significant generalization of TOMS to the design of any logic circuit. This scheme represents a significant divergence from the conventional multiple supply voltage schemes considered in the past. It also obviates the need for voltage level-converters. We employ accurate delay and power estimates using table look-up methods based on HSPICE simulations for supply voltage and threshold voltage optimization. Experimental results demonstrate that TCMS can provide power savings of 67.6% and device area savings of 65.2% under relaxed delay constraints. Two other variants of TCMS are also proposed that yield similar benefits. We compare our scheme to extended cluster voltage scaling (ECVS), a popular dual-V-dd scheme presented in the literature. ECVS makes use of voltage level-converters. Even when it is assumed that these level-converters have zero delay, thus significantly favoring ECVS in time-constrained power optimization, TCMS still outperforms ECVS.
引用
收藏
页数:23
相关论文
共 50 条
  • [31] Ultra-Efficient Low-Power Retinal Nano Electronic Circuit for Edge Enhancement and Detection Using 7 nm FinFET Technology
    Islam, Md Turiqul
    Al-Shidaifat, Alaaddin
    Jooq, Mohammad Khaleqi Qaleh
    Song, Hanjung
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2024, 19 (06) : 573 - 587
  • [32] Non-floating and low-power adiabatic logic circuit
    Han, Mei
    Takahashi, Yasuhiro
    Sekine, Toshikazu
    IEICE ELECTRONICS EXPRESS, 2019, 16 (17)
  • [33] A Single-Bitline 9T SRAM for Low-Power Near-Threshold Operation in FinFET Technology
    Erfan Abbasian
    Morteza Gholipour
    Shilpi Birla
    Arabian Journal for Science and Engineering, 2022, 47 : 14543 - 14559
  • [34] Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages
    Gao, F
    Hayes, JP
    42nd Design Automation Conference, Proceedings 2005, 2005, : 31 - 36
  • [35] OVERVIEW OF LOW-POWER ULSI CIRCUIT TECHNIQUES
    KURODA, T
    SAKURAI, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (04) : 334 - 344
  • [36] Low-power multi-threshold MCML: Analysis, design, and variability
    Hassan, Hassan
    Anis, Mohab
    Elmasry, Mohamed
    MICROELECTRONICS JOURNAL, 2006, 37 (10) : 1097 - 1104
  • [37] A low-voltage low-power threshold voltage monitor for CMOS process sensing
    de Carvalho Ferreira, Luis Henrique
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 68 (01) : 51 - 57
  • [38] A low-power RF integrated circuit for implantable sensors
    Adeeb, MA
    Nguyen, H
    Islam, SK
    Zhang, M
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 47 (03) : 355 - 363
  • [39] A New Low-Power CMOS Dynamic Logic Circuit
    Jia, Song
    Lyu, Shigong
    Meng, Qinglong
    Wu, Fengfeng
    Xu, Heqing
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [40] A Low-Power Scan Driver Circuit for Oxide TFTs
    Pi, Jae-Eun
    Ryu, MinKi
    Hwang, Chi-Sun
    Yang, ShinHyuk
    Park, Sang-Hee Ko
    Yoon, Sung-Min
    Leem, HongKyun
    Kim, YounKyung
    Kim, JoonDong
    Oh, Hwan Sool
    Park, KeeChan
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (08) : 1144 - 1146