Low-Power FinFET Circuit Synthesis Using Multiple Supply and Threshold Voltages

被引:9
|
作者
Mishra, Prateek [1 ]
Muttreja, Anish [1 ]
Jha, Niraj K. [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
关键词
Low-power; TCMS; linear programming; synthesis; DESIGN;
D O I
10.1145/1543438.1543440
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
According to Moore's law, the number of transistors in a chip doubles every 18 months. The increased transistor-count leads to increased power density. Thus, in modern circuits, power efficiency is a central determinant of circuit efficiency. With scaling, leakage power accounts for an increasingly larger portion of the total power consumption in deep submicron technologies (>40%). FinFET technology has been proposed as a promising alternative to deep submicron bulk CMOS technology, because of its better scalability, short-channel characteristics, and ability to suppress leakage current and mitigate device-to-device variability when compared to bulk CMOS. The subthreshold slope of a FinFET is approximately 60mV which is close to ideal. In this article, we propose a methodology for low-power FinFET based circuit synthesis. A mechanism called TCMS (Threshold Control through Multiple Supply Voltages) was previously proposed for improving the power efficiency of FinFET based global interconnects. We propose a significant generalization of TOMS to the design of any logic circuit. This scheme represents a significant divergence from the conventional multiple supply voltage schemes considered in the past. It also obviates the need for voltage level-converters. We employ accurate delay and power estimates using table look-up methods based on HSPICE simulations for supply voltage and threshold voltage optimization. Experimental results demonstrate that TCMS can provide power savings of 67.6% and device area savings of 65.2% under relaxed delay constraints. Two other variants of TCMS are also proposed that yield similar benefits. We compare our scheme to extended cluster voltage scaling (ECVS), a popular dual-V-dd scheme presented in the literature. ECVS makes use of voltage level-converters. Even when it is assumed that these level-converters have zero delay, thus significantly favoring ECVS in time-constrained power optimization, TCMS still outperforms ECVS.
引用
收藏
页数:23
相关论文
共 50 条
  • [21] On-Chip Supply Noise Regulation Using a Low-Power Digital Switched Decoupling Capacitor Circuit
    Gu, Jie
    Eom, Hanyong
    Kim, Chris H.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (06) : 1765 - 1775
  • [22] Synthesis of low-power CMOS circuits using hybrid topologies
    Gallant, M
    Al-Khalili, D
    INTEGRATION-THE VLSI JOURNAL, 1999, 27 (02) : 143 - 163
  • [23] Low Power Design method in High Level Synthesis with Multiple Voltages
    Wei, Chen
    Li, Guangshun
    Zhang, Xiujuan
    ICIEA 2010: PROCEEDINGS OF THE 5TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOL 3, 2010, : 157 - +
  • [24] A FinFET Based Low-Power Write Enhanced SRAM Cell With Improved Stability
    Sharma, Atharv
    Sharma, Kulbhushan
    Tomar, V. K.
    Sachdeva, Ashish
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 187
  • [25] Multi-Threshold Voltage CMOS Design for Low-Power Half Adder Circuit
    Kushwah, Preeti
    Khandelwal, Saurabh
    Akashe, Shyam
    INTERNATIONAL JOURNAL OF NANOSCIENCE, 2015, 14 (5-6)
  • [26] High level synthesis with multiple supply voltages for energy and combined peak power minimization
    Zhao, Zhen
    Bian, Jinian
    Liu, Zhipeng
    Wang, Yunfeng
    Zhao, Kang
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 864 - +
  • [27] A low-power single-ended SRAM in FinFET technology
    Ensan, Sina Sayyah
    Moaiyeri, Mohammad Hossein
    Moghaddam, Majid
    Hessabi, Shaahin
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 99 : 361 - 368
  • [28] Low-Power FinFET Design Schemes for NOR Address Decoders
    Turi, Michael A.
    Delgado-Frias, Jose G.
    Jha, Niraj K.
    2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 74 - 77
  • [29] FinFET integrated low-power circuits for enhanced sensing applications
    Rigante, Sara
    Livi, Paolo
    Rusu, Alexandru
    Chen, Yihui
    Bazigos, Antonios
    Hierlemann, Andreas
    Ionescu, Adrian M.
    SENSORS AND ACTUATORS B-CHEMICAL, 2013, 186 : 789 - 795
  • [30] GA-based assignment of supply and threshold voltages and interconnection simplification for low power VLSI design
    Muthumala, Waidyasooriya Hasitha
    Hariyama, Masanori
    Kameyama, Michitaka
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1264 - +