Low-Power FinFET Circuit Synthesis Using Multiple Supply and Threshold Voltages

被引:9
|
作者
Mishra, Prateek [1 ]
Muttreja, Anish [1 ]
Jha, Niraj K. [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
关键词
Low-power; TCMS; linear programming; synthesis; DESIGN;
D O I
10.1145/1543438.1543440
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
According to Moore's law, the number of transistors in a chip doubles every 18 months. The increased transistor-count leads to increased power density. Thus, in modern circuits, power efficiency is a central determinant of circuit efficiency. With scaling, leakage power accounts for an increasingly larger portion of the total power consumption in deep submicron technologies (>40%). FinFET technology has been proposed as a promising alternative to deep submicron bulk CMOS technology, because of its better scalability, short-channel characteristics, and ability to suppress leakage current and mitigate device-to-device variability when compared to bulk CMOS. The subthreshold slope of a FinFET is approximately 60mV which is close to ideal. In this article, we propose a methodology for low-power FinFET based circuit synthesis. A mechanism called TCMS (Threshold Control through Multiple Supply Voltages) was previously proposed for improving the power efficiency of FinFET based global interconnects. We propose a significant generalization of TOMS to the design of any logic circuit. This scheme represents a significant divergence from the conventional multiple supply voltage schemes considered in the past. It also obviates the need for voltage level-converters. We employ accurate delay and power estimates using table look-up methods based on HSPICE simulations for supply voltage and threshold voltage optimization. Experimental results demonstrate that TCMS can provide power savings of 67.6% and device area savings of 65.2% under relaxed delay constraints. Two other variants of TCMS are also proposed that yield similar benefits. We compare our scheme to extended cluster voltage scaling (ECVS), a popular dual-V-dd scheme presented in the literature. ECVS makes use of voltage level-converters. Even when it is assumed that these level-converters have zero delay, thus significantly favoring ECVS in time-constrained power optimization, TCMS still outperforms ECVS.
引用
收藏
页数:23
相关论文
共 50 条
  • [1] Evaluation of Interconnect-Complexity-Aware Low-Power VLSI Design Using Multiple Supply and Threshold Voltages
    Waidyasooriya, Hasitha Muthumala
    Hariyama, Masanori
    Kameyama, Michitaka
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (12) : 3596 - 3606
  • [2] Automated low-power technique exploiting multiple supply voltages applied to a media processor
    Usami, K
    Igarashi, M
    Minami, F
    Ishikawa, T
    Kanazawa, M
    Ichida, M
    Nogami, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (03) : 463 - 472
  • [3] Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era
    Basu, A
    Lin, SC
    Wason, V
    Mehrotra, A
    Banerjee, K
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 884 - 887
  • [4] Low-power and testable circuit synthesis using Shannon decomposition
    Ghosh, Swaroop
    Bhunia, Swarup
    Roy, Kaushik
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2007, 12 (04)
  • [5] Scheduling and Partitioning Schemes for Low Power Designs Using Multiple Supply Voltages
    Ling Wang
    Yingtao Jiang
    Henry Selvaraj
    The Journal of Supercomputing, 2006, 35 : 93 - 113
  • [6] Scheduling and partitioning schemes for low power designs using multiple supply voltages
    Wang, L
    Jiang, YT
    Selvaraj, H
    JOURNAL OF SUPERCOMPUTING, 2006, 35 (01): : 93 - 113
  • [7] Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits
    Wang, Tian
    Cui, Xiaoxin
    Ni, Yewen
    Yu, Dunshan
    Cui, Xiaole
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) : 1922 - 1929
  • [8] A robust and low-power near-threshold SRAM in 10-nm FinFET technology
    Ensan, Sina Sayyah
    Moaiyeri, Mohammad Hossein
    Hessabi, Shaahin
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 94 (03) : 497 - 506
  • [9] Low-Power Supply Circuit Using Off-Chip Resonant Circuit for Adiabatic Logic
    Takahashi, Yasuhiro
    Sato, Hisao
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2015, 98 (03) : 1 - 8
  • [10] Low-Power Energy Supply Circuit for Passive RFID Transponder
    Hu, Jianguo
    Wu, Shangzhi
    Lin, Ke
    Tan, Hongzhou
    IEEE RFID: 2009 IEEE INTERNATIONAL CONFERENCE ON RFID, 2009, : 1 - 6