共 30 条
[1]
BECKETT P, 2005, P GREAT LAK S VLSI, P213
[2]
Bernstein K, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P129
[3]
Independent gate skewed logic in double-gate SOI technology
[J].
2005 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS,
2005,
:83-84
[4]
Gate length scaling and threshold voltage control of double-gate MOSFETs.
[J].
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST,
2000,
:719-722
[6]
Linear programming for sizing,Vth and Vdd assignment
[J].
ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN,
2005,
:149-154
[9]
A high-performance, low leakage, and stable SRAM row-based back-gate biasing scheme in FinFET technology
[J].
20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA,
2007,
:665-+
[10]
FinFETs for nanoscale CMOS digital integrated circuits
[J].
ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS,
2005,
:207-210