Buffer design of non-blocking ATM switch for bursty traffic

被引：0
|
作者：
Rizvi, AA [1 ]
Hussain, A [1 ]
机构：
[1] Quaid Azam Univ, Dept Elect, Commun Lab, Islamabad, Pakistan
来源：
IEEE INMIC 2001: IEEE INTERNATIONAL MULTI TOPIC CONFERENCE 2001, PROCEEDINGS: TECHNOLOGY FOR THE 21ST CENTURY | 2001年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In any practical ATM switch design, a proper dimensioning of buffer size B can guarantee, a specified cell loss percentage requirement, for given traffic type. A 4 x 4 ATM switch with parallel iterative matching scheduling algorithm has been simulated to study the effect of input buffer size on mean cell delay through the switch and cell loss percentage in the switch. Arriving traffic on all input ports is taken to be bursty in nature with a given average burst length. Mean cell delay and cell loss percentage for various input buffer sizes were obtained as the output of simulations. Analytical models for these quantities have been developed to aid in the buffer design for the practical ATM switch.
引用
收藏
页码：78 / 81
页数：4
相关论文
共 50 条
  • [1] Analysis of an ATM shared buffer switch loaded with bursty traffic
    Callegati, F
    Casoni, M
    Corazza, G
    Raffaelli, C
    BROADBAND ACCESS SYSTEMS, 1996, 2917 : 410 - 421
  • [2] A non-blocking copy network for priority handling in ATM multicast switch
    Oh, Y
    Rai, S
    1977 IEEE INTERNATIONAL PERFORMANCE, COMPUTING AND COMMUNICATIONS CONFERENCE, 1997, : 231 - 237
  • [3] Design and analysis of a fully non-blocking quantum switch
    Sue, Chuan-Ching
    Chen, Wei-Ren
    Huang, Chin-Yu
    ICICIC 2006: FIRST INTERNATIONAL CONFERENCE ON INNOVATIVE COMPUTING, INFORMATION AND CONTROL, VOL 2, PROCEEDINGS, 2006, : 421 - +
  • [4] High-performance low-cost non-blocking switch for ATM
    Lin, JF
    Wang, SD
    IEEE INFOCOM '96 - FIFTEENTH ANNUAL JOINT CONFERENCE OF THE IEEE COMPUTER AND COMMUNICATIONS SOCIETIES: NETWORKING THE NEXT GENERATION, PROCEEDINGS VOLS 1-3, 1996, : 818 - 821
  • [5] Design of a non-blocking shared-memory copy network for ATM
    Bianchini Jr., Ronald P.
    Kim, Hyong S.
    International journal of digital and analog communication systems, 1993, 6 (01): : 39 - 48
  • [6] Research of non-blocking ATM switching networks
    He, Feiyun
    Wen, Maosheng
    Cai, Yuanlong
    Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 1997, 31 (10): : 35 - 39
  • [7] Performance evaluation of non-blocking ATM switches under various traffic and buffering schemes
    Hamdi, M
    Muppala, JK
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 1996, 9 (02) : 59 - 79
  • [8] Design of the scheduler for the high-capacity non-blocking packet switch
    Petrovic, Milos
    Smiljanic, Aleksandra
    HPSR: 2006 WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2006, : 397 - 402
  • [9] ATM switch architecture modelling under uniform and bursty traffic.
    Lahchime, A
    Guedon, JP
    IEEE GLOBECOM 1996 - CONFERENCE RECORD, VOLS 1-3: COMMUNICATIONS: THE KEY TO GLOBAL PROSPERITY, 1996, : 767 - 771
  • [10] Design of non-blocking permutation generator
    Lee, J
    Jung, J
    2002 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5, CONFERENCE PROCEEDINGS, 2002, : 2090 - 2094
12345