A 15-20GHz Delay-Locked Loop in 90nm CMOS Technology

被引：2
|
作者：
Chang, Jung-Yu [1 ]
Chuang, Chi-Nan [1 ]
Liu, Shen-Iuan [1 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
来源：
2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE | 2008年
关键词：
D O I：
10.1109/ASSCC.2008.4708766
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 15GHz-20GHz delay-locked loop (DLL) has been fabricated in 90nm CMOS technology. It not only relaxes the speed requirement of the voltage-controlled delay line (VCDL), but also allows the VCDL not to operate at the highest frequency. When this DLL operates at 20GHz, the measured root-mean-square and peak-to-peak jitters are 0.813ps and 6.62ps, respectively. The core area is 0.250.4 mm(2) and the power consumption is 49mW for 0.9V supply.
引用
收藏
页码：213 / 216
页数：4
相关论文
共 50 条
  • [41] A 80GHz Voltage Controlled Oscillator Utilizing a Negative Varactor in 90nm CMOS Technology
    Chaivipas, Win
    Okada, Kenichi
    Matsuzawa, Akira
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 133 - 136
  • [42] A 2.0-to-7.4-GHz 16-Phase Delay-Locked Loop With a Sub-0.6-ps Phase-Delay Error in 40-nm CMOS
    Yang, Jian
    Pan, Quan
    Yin, Jun
    Mak, Pui-In
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2023, 71 (08) : 3596 - 3604
  • [43] A 60 GHz-Standard Compatible Programmable 50 GHz Phase-Locked Loop in 90 nm CMOS
    Barale, F.
    Sen, P.
    Sarkar, S.
    Pinel, S.
    Laskar, J.
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2010, 20 (07) : 411 - 413
  • [44] A 5GHz 90-nm CMOS All Digital Phase-Locked Loop
    Lu, Ping
    Sjoland, Henrik
    2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 65 - 68
  • [45] A CMOS delay-locked loop based frequency multiplier for wide-range operation
    Weng, Ro-Min
    Su, Tung-Hui
    Liu, Chuan-Yu
    Kuo, Yue-Fang
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 419 - 422
  • [46] A dual-band 61.4∼63GHz/75.5∼77.5GHz CMOS receiver in a 90nm technology
    Chen, Ke-Hou
    Lee, Chihun
    Liu, Shen-Iuan
    2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2008, : 160 - +
  • [47] A 250-MHz-2-GHz wide-range delay-locked loop
    Kim, BG
    Kim, LS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (06) : 1310 - 1321
  • [48] A 210GHz Triple-Push Oscillator in 90nm CMOS
    Hsieh, Cuei-Ling
    Liu, Jenny Yi-Chun
    2017 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2017, : 1345 - 1348
  • [49] Delay-locked loop technique for temperature stabilisation of internal delays of CMOS FPGA devices
    Kalisz, J
    Orzanowski, T
    Szplet, R
    ELECTRONICS LETTERS, 2000, 36 (14) : 1184 - 1185
  • [50] 60 GHz 90nm CMOS Wideband Neutralized PA with 23dB gain and 20% PAE
    Cohen, Emanuel
    Degani, Ofir
    Ritter, Dan
    2011 IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONIC SYSTEMS (COMCAS 2011), 2011,
12345