A 15-20GHz Delay-Locked Loop in 90nm CMOS Technology

被引：2
|
作者：
Chang, Jung-Yu [1 ]
Chuang, Chi-Nan [1 ]
Liu, Shen-Iuan [1 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
来源：
2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE | 2008年
关键词：
D O I：
10.1109/ASSCC.2008.4708766
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 15GHz-20GHz delay-locked loop (DLL) has been fabricated in 90nm CMOS technology. It not only relaxes the speed requirement of the voltage-controlled delay line (VCDL), but also allows the VCDL not to operate at the highest frequency. When this DLL operates at 20GHz, the measured root-mean-square and peak-to-peak jitters are 0.813ps and 6.62ps, respectively. The core area is 0.250.4 mm(2) and the power consumption is 49mW for 0.9V supply.
引用
收藏
页码：213 / 216
页数：4
相关论文
共 50 条
  • [1] A 600 kHz to 1.2 GHz all-digital delay-locked loop in 65 nm CMOS technology
    Chung, Ching-Che
    Sheng, Duo
    Chang, Chia-Lin
    IEICE ELECTRONICS EXPRESS, 2011, 8 (07): : 518 - 524
  • [2] DESIGN AND ANALYSIS OF PHASE LOCKED LOOP IN 90nm CMOS
    Bhargav, Gande
    Prasad, Govind
    Canchi, Srikar Datta
    Chanikya, Badam
    2016 THIRTEENTH IEEE AND IFIP INTERNATIONAL CONFERENCE ON WIRELESS AND OPTICAL COMMUNICATIONS NETWORKS (WOCN), 2016,
  • [3] A 2.5 GHz all-digital delay-locked loop in 0.13 μm CMOS technology
    Yang, Rong-Jyi
    Liu, Shen-Iuan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (11) : 2338 - 2347
  • [4] A 60 GHz power amplifier in 90nm CMOS technology
    Heydari, Babak
    Bohsali, Mounir
    Adabi, Ehsan
    Niknejad, Ali M.
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 769 - 772
  • [5] A 75-GHz phase-locked loop in 90-nm CMOS technology
    Lee, Jri
    Liu, Mingchung
    Wang, Huaide
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (06) : 1414 - 1426
  • [6] A Wide-Range All-Digital Delay-Locked Loop in 65nm CMOS Technology
    Chung, Ching-Che
    Chang, Chia-Lin
    2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 66 - 69
  • [7] Development of a low power Delay-Locked Loop in two 130 nm CMOS technologies
    Firlej, M.
    Fiutowski, T.
    Idzik, M.
    Moron, J.
    Swientek, K.
    JOURNAL OF INSTRUMENTATION, 2016, 11
  • [8] Power-delay metrics revisited for 90nm CMOS technology
    Sengupta, D
    Saleh, R
    6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 291 - 296
  • [9] An Inductorless Frequency Divider with 15GHz Locking Range using 90nm CMOS Technology
    Hsu, Heng-Ming
    Chou, Yi-Te
    Hsu, Yo-Hao
    Shu, Yue-Shiang
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 464 - 467
  • [10] 77 GHz Phase-Locked Loop for Automobile Radar System in 90 nm CMOS Technology
    Lin, Yo-Sheng
    Lan, Kai-Siang
    Lin, Hsin-Chen
    Lin, Yun-Wen
    2018 IEEE RADIO & WIRELESS SYMPOSIUM (RWS), 2018, : 220 - 223
12345