An AVS Video Decoder Design and Implementation Based On Parallel Algorithm

被引：0
|
作者：
Sui, Chunchun [1 ]
Wang, Ning [2 ]
Chen, Ling [1 ]
Cao, Xixin [1 ]
机构：
[1] Peking Univ, Sch Softwar & Microelect, Beijing, Peoples R China
[2] Xidian Univ, Inst Microelect, Xian, Peoples R China
来源：
12TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY: ICT FOR GREEN GROWTH AND SUSTAINABLE DEVELOPMENT, VOLS 1 AND 2 | 2010年
关键词：
Videodecoder; Parallelism processing; CC1100; AVS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
With the development of communication, digital video compression technology turns into one of the most flourishing realm. In this paper the author introduces an AVS decoder design based on a multimedia chip-platform. In order to obtain the optimal performance, the structure of decoder adopts parallel algorithm with the centre processer and the coprocessor. The performance of the decoder which is about ten times faster than that of the software mode rm52j_r1, meets the requirement of real-time broadcasting (30 frames per second). Some analyses about the optimization are also included in this paper.
引用
收藏
页码：1606 / 1609
页数：4
相关论文
共 50 条
  • [21] CA-2D-VLC Decoder for AVS in SOC Design
    Liu, Wei
    Wang, Xuejie
    Chen, Yongen
    APPLIED INFORMATICS AND COMMUNICATION, PT 4, 2011, 227 : 220 - +
  • [22] A new video surveillance system based on AVS
    Wu, Tingwan
    Chen, Chaofeng
    INTERNATIONAL CONFERENCE ON IMAGE PROCESSING AND PATTERN RECOGNITION IN INDUSTRIAL ENGINEERING, 2010, 7820
  • [23] Algorithm analysis and architecture design for rate distortion optimized mode decision in high definition AVS video encoder
    Yin, Hai Bing
    Qi, Honggang
    Jia, Hui Zhu
    Zhu, Chuang
    Xie, Xiao Dong
    SIGNAL PROCESSING-IMAGE COMMUNICATION, 2010, 25 (09) : 633 - 647
  • [24] Improved FFSBM Algorithm and Its VLSI Architecture for AVS Video Standard
    Li Zhang
    Don Xie
    Di Wu
    Journal of Computer Science and Technology, 2006, 21 : 378 - 382
  • [25] An Efficient VLSI Architecture and Implementation of Motion Compensation for Video Decoder
    Cao, Chao
    Yu, Li-zhen
    Zhang, Yanjun
    COMMUNICATIONS AND INFORMATION PROCESSING, PT 2, 2012, 289 : 556 - +
  • [26] Improved FFSBM algorithm and its VLSI architecture for AVS video standard
    Zhang, Li
    Xie, Don
    Wu, Di
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2006, 21 (03) : 378 - 382
  • [27] A VLSI-oriented algorithm and its implementation for AVS chroma interpolation
    Zhu, Bingqiang
    He, Yun
    Mei, Shunliang
    SIGNAL PROCESSING-IMAGE COMMUNICATION, 2009, 24 (08) : 682 - 690
  • [28] Implementation of AVS Jizhun decoder with HW/SW partitioning on a coarse-grained reconfigurable multimedia system
    Liu LeiBo
    Chen YingJie
    Yin ShouYi
    Zhou Li
    Yuan Hang
    Wei ShaoJun
    SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (08) : 1 - 14
  • [29] Low Complexity Implementation of Slim - HEVC Decoder Design
    So, Jaehyuk
    Oh, Kyungmook
    Kim, Jaeseok
    PROCEEDINGS OF 2016 IEEE ADVANCED INFORMATION MANAGEMENT, COMMUNICATES, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IMCEC 2016), 2016, : 483 - 486
  • [30] Hardware Friendly Mode Decision Algorithm for High Definition AVS Video Encoder
    Yin, Hai bing
    Wang, Xiao Han
    Zhu, Xiang Kui
    Qi, Honggang
    PROCEEDINGS OF THE 2009 2ND INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOLS 1-9, 2009, : 227 - +
12345