An AVS Video Decoder Design and Implementation Based On Parallel Algorithm

被引：0
|
作者：
Sui, Chunchun [1 ]
Wang, Ning [2 ]
Chen, Ling [1 ]
Cao, Xixin [1 ]
机构：
[1] Peking Univ, Sch Softwar & Microelect, Beijing, Peoples R China
[2] Xidian Univ, Inst Microelect, Xian, Peoples R China
来源：
12TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY: ICT FOR GREEN GROWTH AND SUSTAINABLE DEVELOPMENT, VOLS 1 AND 2 | 2010年
关键词：
Videodecoder; Parallelism processing; CC1100; AVS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
With the development of communication, digital video compression technology turns into one of the most flourishing realm. In this paper the author introduces an AVS decoder design based on a multimedia chip-platform. In order to obtain the optimal performance, the structure of decoder adopts parallel algorithm with the centre processer and the coprocessor. The performance of the decoder which is about ten times faster than that of the software mode rm52j_r1, meets the requirement of real-time broadcasting (30 frames per second). Some analyses about the optimization are also included in this paper.
引用
收藏
页码：1606 / 1609
页数：4
相关论文
共 50 条
  • [1] AVS video decoder system modeling and design based on SystemC
    Chen Mei Fen
    Zhou Jian Yang
    Liu Xiao Wei
    Yin Hui Qing
    2008 2ND INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION, 2008, : 382 - +
  • [2] VLD Design for AVS Video Decoder
    Liu Wei
    Chen Yong-en
    WKDD: 2009 SECOND INTERNATIONAL WORKSHOP ON KNOWLEDGE DISCOVERY AND DATA MINING, PROCEEDINGS, 2009, : 648 - 651
  • [3] Implementation of the AVS Video Decoder on a Heterogeneous Dual-Core SIMD Processor
    Koziri, Maria
    Zacharis, Dimitrios
    Katsavounidis, Ioannis
    Bellas, Nikos
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2011, 57 (02) : 673 - 681
  • [4] Research and Design of AVS Video Decoder Bit Rate Control
    Xiong, Jiang
    Yi, Qingming
    Shi, Min
    ADVANCES IN ENERGY SCIENCE AND TECHNOLOGY, PTS 1-4, 2013, 291-294 : 2913 - 2916
  • [5] VLD Design for AVS and H.264 Dual Standards Video Decoder
    Liu Wei
    Chen Yong-en
    Wang Peng
    2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8, 2009, : 2112 - 2114
  • [6] A Reduced Memory AVS Decoder for Compressed HD Video
    Nie, Zhengang
    2018 11TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, BIOMEDICAL ENGINEERING AND INFORMATICS (CISP-BMEI 2018), 2018,
  • [7] A novel hardware/software partitioning for SIMD-based real-time AVS video decoder
    Chen, Liwei
    Cong, Ming
    Huang, Jing
    Li, Ling
    Liu, Hongwei
    Qian, Cheng
    MULTIMEDIA TOOLS AND APPLICATIONS, 2014, 71 (03) : 1651 - 1671
  • [8] A novel hardware/software partitioning for SIMD-based real-time AVS video decoder
    Liwei Chen
    Ming Cong
    Jing Huang
    Ling Li
    Hongwei Liu
    Cheng Qian
    Multimedia Tools and Applications, 2014, 71 : 1651 - 1671
  • [9] An efficient hardware implementation for deblocking filter of AVS decoder
    Huang You-wen
    2011 2ND INTERNATIONAL CONFERENCE ON CHALLENGES IN ENVIRONMENTAL SCIENCE AND COMPUTER ENGINEERING (CESCE 2011), VOL 11, PT A, 2011, 11 : 505 - 510
  • [10] An AVS HDTV video decoder architecture employing efficient HW/SW partitioning
    Jia, Huizhu
    Zhang, Peng
    Xie, Don
    Gao, Wen
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2006, 52 (04) : 1447 - 1453
12345