Synchronous and asynchronous A-D conversion

被引：25

作者：

Kinniment, D ^{[1
]}

Yakovlev, A

Gao, B

机构：

[1] Newcastle Univ, Dept Elect & Elect Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England

[2] Newcastle Univ, Dept Comp Sci, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2000年 / 8卷 / 02期

关键词：

analog-digital; asynchronous-design; performance; reliability; tradeoffs;

D O I：

10.1109/92.831441

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Analog-digital (A-D) converters with a fixed conversion time are subject to errors due to metastability, It is shown that an asynchronous converter in which the conversion time is not bounded is faster, on average, than the synchronous design. Real-time applications require the data to be produced within a fixed time, and failures may occur with the long conversion times that can arise with fully asynchronous converters. For these applications, we show that an internally asynchronous bounded time converter is both faster and more reliable than a synchronous converter.

引用

页码：217 / 220

页数：4

共 5 条

[1] THEORETICAL AND EXPERIMENTAL BEHAVIOR OF SYNCHRONIZERS OPERATING IN METASTABLE REGION [J].

COURANZ, GR ;

WANN, DF .

IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (06) :604-616

[2] Towards asynchronous A-D conversion [J].

Kinniment, DJ ;

Gao, B ;

Yakovlev, AV ;

Xia, F .

ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - FOURTH INTERNATIONAL SYMPOSIUM, 1998, :206-215

[3] A 400-MHZ INPUT FLASH CONVERTER WITH ERROR CORRECTION [J].

MANGELSDORF, CW .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) :184-191

[4]

Seitz C.L., 1979, INTRO VLSI SYSTEMS, P218

[5] THE BEHAVIOR OF FLIP-FLOPS USED AS SYNCHRONIZERS AND PREDICTION OF THEIR FAILURE RATE [J].

VEENDRICK, HJM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (02) :169-176

← 1 →