TEM-Like Launch Geometries and Simplified De-embedding for Accurate Through Silicon Via Characterization

被引:10
作者
de Paulis, Francesco [1 ]
Piersanti, Stefano [1 ]
Wang, Qian [2 ]
Cho, Jonghyun [2 ]
Erickson, Nicholas [2 ]
Achkir, Brice [3 ]
Fan, Jun [2 ]
Drewniak, James [2 ]
Orlandi, Antonio [1 ]
机构
[1] Univ Aquila, Dept Ind & Informat Engn, UAq EMC Lab, I-67100 Laquila, Italy
[2] Missouri Univ Sci & Technol, MST EMC Lab, Rolla, MO 65401 USA
[3] Cisco Corp, San Jose, CA 95134 USA
基金
美国国家科学基金会;
关键词
De-embedding; fringing effect; through silicon vias (TSVs); vector network analyzer (VNA) measurements; COMPUTATIONAL ELECTROMAGNETICS CEM; SELECTIVE VALIDATION FSV; S-PARAMETER MEASUREMENTS; CALIBRATION METHOD; TSV ARRAYS; MODEL; UNCERTAINTIES; PERFORMANCE; STANDARDS; DEVICE;
D O I
10.1109/TIM.2017.2654068
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Novel de-embedding launch geometries and a simplified analytical procedure are proposed to extract the exact electromagnetic behavior of a through silicon via (TSV) pair from measured data. First, the most recent de-embedding method is reviewed and it is deeply investigated using both 3-D simulation and vector network analyzer measurements to accurately evaluate its residual error. Then, some potential sources of error are hypothesized and overcome by the proposed launch geometries based on a de-embedding plane that is able to ensure a TEM (or quasi-TEM) mode propagation. The novel launches are studied through 3-D simulations; the previous de-embedding procedure is updated to consider the fringing effect of the open-end launch, and it is simplified reducing the launch standards from three to two. The proposed launch geometries and algorithm are shown to be more accurate in the TSV pair de-embedding with respect to the method currently employed.
引用
收藏
页码:792 / 801
页数:10
相关论文
共 40 条
  • [1] Thermal regulator for IC temperature characterization using a microprobe station
    Baderna, Davide
    Cabrini, Alessandro
    Torelli, Guido
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2006, 55 (03) : 754 - 760
  • [2] On-wafer calibration of a double six-port reflectometer including constants for absolute power measurements
    Berghoff, G
    Bergeault, E
    Huyart, B
    Jallet, L
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1997, 46 (05) : 1111 - 1114
  • [3] Analytical evaluation of scattering parameters for equivalent circuit of through silicon via array
    Cecchetti, R.
    Piersanti, S.
    de Paulis, F.
    Orlandi, A.
    Fan, J.
    [J]. ELECTRONICS LETTERS, 2015, 51 (13) : 1025 - 1027
  • [4] Chen KY, 2012, ELEC DES ADV PACKAG, P49, DOI 10.1109/EDAPS.2012.6469413
  • [5] Demystifying 3D ICs: The procs and cons of going vertical
    Davis, WR
    Wilson, J
    Mick, S
    Xu, M
    Hua, H
    Mineo, C
    Sule, AM
    Steer, M
    Franzon, PD
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (06): : 498 - 510
  • [6] Feature selective validation (FSV) for validation of computational electromagnetics (CEM). Part I - The FSV method
    Duffy, Alistair P.
    Martin, Anthony J. M.
    Orlandi, Antonio
    Antonini, Giulio
    Benson, Trevor M.
    Woolfson, Malcolm S.
    [J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2006, 48 (03) : 449 - 459
  • [7] GROVES R, 2006, P BIP BICMOS CIRC TE, P1
  • [8] Characterization of TSV-Induced Loss and Substrate Noise Coupling in Advanced Three-Dimensional CMOS SOI Technology
    Gu, Xiaoxiong
    Silberman, Joel A.
    Young, Albert M.
    Jenkins, Keith A.
    Dang, Bing
    Liu, Yong
    Duan, Xiaomin
    Gordin, Rachel
    Shlafman, Shlomo
    Goren, David
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (11): : 1917 - 1925
  • [9] A Statistical Study of De-Embedding Applied to Eye Diagram Analysis
    Hale, Paul D.
    Jargon, Jeffrey
    Wang, C. M. Jack
    Grossman, Brett
    Claudius, Mathew
    Torres, Jose L.
    Dienstfrey, Andrew
    Williams, Dylan F.
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2012, 61 (02) : 475 - 488
  • [10] Modeling of Through-Silicon Via (TSV) Interposer Considering Depletion Capacitance and Substrate Layer Thickness Effects
    Han, Ki Jin
    Swaminathan, Madhavan
    Jeong, Jongwoo
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (01): : 108 - 118