共 40 条
- [4] Chen KY, 2012, ELEC DES ADV PACKAG, P49, DOI 10.1109/EDAPS.2012.6469413
- [5] Demystifying 3D ICs: The procs and cons of going vertical [J]. IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (06): : 498 - 510
- [7] GROVES R, 2006, P BIP BICMOS CIRC TE, P1
- [8] Characterization of TSV-Induced Loss and Substrate Noise Coupling in Advanced Three-Dimensional CMOS SOI Technology [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (11): : 1917 - 1925
- [10] Modeling of Through-Silicon Via (TSV) Interposer Considering Depletion Capacitance and Substrate Layer Thickness Effects [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (01): : 108 - 118