FPGA implementation of adaptive multiuser detector for DS-CDMA systems

A complete and transparent design flow targeted on FPGA components Virtex II and Virtex II Pro for multiuser detection in DS-CDMA wireless communication system is presented. The developed architectures are specific in order to exploit the modem technology of the programmable logic. The result of this work is modular, dedicated, specific and functional hardware architectures of an adaptive multiuser detector using a library of hard IP cores, optimized for these FPGA components, performing adaptive LMS filtering on normalized fixed-point complex signals. The developed architectures can be used as optimized cores to implement MUD function in a system-on-chip (SoC) for DS-CDMA wireless communication systems.