Impact of Mechanical Stress on 3-D NAND Flash Current Conduction

被引:6
作者
Kruv, Anastasiia [1 ,2 ]
Arreghini, Antonio [2 ]
Verreck, Devin [2 ]
Gonzalez, Mario [2 ]
Van den Bosch, Geert [2 ]
De Wolf, Ingrid [1 ,2 ]
Rosmeulen, Maarten [2 ]
机构
[1] Katholieke Univ Leuven, Dept Mat Engn, B-3000 Leuven, Belgium
[2] IMEC, B-3001 Leuven, Belgium
关键词
3-D NAND; current conduction; finite elementmodeling (FEM); flash; mechanical stress; memory; nanoindentation;
D O I
10.1109/TED.2020.3024450
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work experimentally investigates current conduction in 3-D NAND under up to 7 GPa of externally applied compressive mechanical stress. The impact of channel crystallinity and geometry is studied by comparing four types of Si channels: polycrystalline full channel, single-crystal full channel, polycrystalline macaroni channel, and single-crystal macaroni channel. In the studied channel types, the mechanical stress was found to cause reversible degradation of I-ON (up to one order ofmagnitude) and I-OFF (up to seven orders of magnitude). Using TCAD simulations, I-ON and I-OFF deterioration are attributed to carrier mobility and Si bandgap decreases under mechanical stress, respectively. The simulations also suggest that both effects depend on the channelmorphology, which results in a different extent of stress impact on the four studied types of Si channels.
引用
收藏
页码:4891 / 4896
页数:6
相关论文
共 17 条
[1]  
[Anonymous], 2017, MIN NT US MAN, P197
[2]  
[Anonymous], 2018, SENT DEV UGUID
[3]  
Capogreco E, 2015, IEEE INT MEM WORKSH, P109
[4]   Evaluation of Mechanical Stress induced during IC packaging [J].
Cherman, V. ;
Lofrano, M. ;
Gonzalez, M. ;
Cadacio, F., Jr. ;
Rebibis, K. J. ;
Beyne, E. ;
Takano, A. ;
Higashi, M. .
2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, :2168-2173
[5]  
Congedo G, 2014, IEEE INT MEM WORKSH
[6]  
Delhougne R, 2018, 2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, P203, DOI 10.1109/VLSIT.2018.8510635
[7]   Optimal integration and characteristics of vertical array devices for ultra-high density, Bit-Cost Scalable flash memory [J].
Fukuzumi, Yoshiaki ;
Katsumata, Ryota ;
Kito, Masaru ;
Kido, Masaru ;
Sato, Mitsuru ;
Tanaka, Hiroyasu ;
Nagata, Yuzo ;
Matsuoka, Yasuyuki ;
Iwata, Yoshihisa ;
Aochi, Hideaki ;
Nitayama, Akihiro .
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, :449-+
[9]   Evidence for Silicon Bandgap Narrowing in Uniaxially Strained MOSFETs Subjected to Tensile and Compressive Stress [J].
Kang, Ting-Kuo .
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (06) :770-772
[10]  
Kruv A., 2019, P IEEE INT REL PHYS, P1