Performance Analysis of High-Rate LDPC Codes

被引：0

作者：

Mei, Ya-qing ^{[1
]}

Yu, Seok-kun ^{[1
]}

Joo, Eon Kyeong ^{[1
]}

机构：

[1] Kyungpook Natl Univ, Sch Elect Engn, Daegu, South Korea

来源：

INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION ENGINEERING (CSIE 2015) | 2015年

关键词：

Low density parity check code; Error floor; Structured extended irregular repeat-accumulate code; Trapping set;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

High-rate low-density parity-check (LDPC) codes may be needed to ensure their transmission speed and reliability of high-speed communication systems and storage systems. Long and low-rate random LDPC code can achieve an excellent performance near Shannon limit. However, a high-rate random code with good error correcting performance is difficult to obtain. Structured LDPC codes are well known for the low error floor and low complexity. Therefore, high-rate structured LDPC codes with low error floor and more options of code length and rate are considered in this paper. Also, the BER performance of several LDPC codes is evaluated by simulation. In addition, the undesired error pattern of LDPC codes in the error floor region is analyzed from the numerical and simulation results.

引用

页码：36 / 39

页数：4

共 50 条

[31] Performance analysis of LDPC coded GFDM systems [J].

Wang, Yanpeng ;

Fortier, Paul .

IET COMMUNICATIONS, 2022, 16 (14) :1663-1673

[32] Instanton-Based Techniques for Analysis and Reduction of Error Floors of LDPC Codes [J].

Chilappagari, Shashi Kiran ;

Chertkov, Michael ;

Stepanov, Mikhail G. ;

Vasic, Bane .

IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2009, 27 (06) :855-865

[33] Structural Analysis of Array-Based Non-Binary LDPC Codes [J].

Zhao, Shancheng ;

Huang, Xiujie ;

Ma, Xiao .

IEEE TRANSACTIONS ON COMMUNICATIONS, 2016, 64 (12) :4910-4922

[34] Error Floor Estimation of Long LDPC Codes on Magnetic Recording Channels [J].

Hu, Xinde ;

Li, Zongwang ;

Kumar, B. V. K. Vijaya ;

Barndt, Richard .

IEEE TRANSACTIONS ON MAGNETICS, 2010, 46 (06) :1836-1839

[35] Predicting Error Floors of Structured LDPC Codes: Deterministic Bounds and Estimates [J].

Dolecek, Lara ;

Lee, Pamela ;

Zhang, Zhengya ;

Anantharam, Venkat ;

Nikolic, Borivoje ;

Wainwright, Martin .

IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2009, 27 (06) :908-917

[36] An application of Generalized Belief Propagation: splitting trapping sets in LDPC codes [J].

Sibel, Jean-Christophe ;

Reynal, Sylvain ;

Declercq, David .

2014 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY (ISIT), 2014, :706-710

[37] Error floor behavior study of LDPC codes for concatenated codes design [J].

Chen Weigang ;

Yin Liuguo ;

Lu Jianhua .

SECOND INTERNATIONAL CONFERENCE ON SPACE INFORMATION TECHNOLOGY, PTS 1-3, 2007, 6795

[38] Iterative Decoding of LDPC-Based Product Codes and FPGA-Based Performance Evaluation [J].

Chen, Weigang ;

Zhao, Wenting ;

Li, Hui ;

Dai, Suolei ;

Han, Changcai ;

Yang, Jinsheng .

ELECTRONICS, 2020, 9 (01)

[39] Low-Floor Decoders for LDPC Codes [J].

Han, Yang ;

Ryan, William E. .

IEEE TRANSACTIONS ON COMMUNICATIONS, 2009, 57 (06) :1663-1673

[40] Analysis of Error Floors of Non-binary LDPC Codes over MBIOS Channel [J].

Nozaki, Takayuki ;

Kasai, Kenta ;

Sakaniwa, Kohichi .

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (11) :2144-2152

← 1 2 3 4 5 →