Comparison of GPU and FPGA Implementation of SVM Algorithm for Fast Image Segmentation

被引:0
作者
Pietron, Marcin [1 ]
Wielgosz, Maciej
Zurek, Dominik
Jamro, Ernest
Wiatr, Kazimierz
机构
[1] AGH Univ Sci & Technol, Al Mickiewicza 30, PL-30059 Krakow, Poland
来源
ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2013 | 2013年 / 7767卷
关键词
SVM; image segmentation; FPGA; GPU; CUDA;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents preliminary implementation results of the SVM (Support Vector Machine) algorithm. SVM is a dedicated mathematical formula which allows us to extract selective objects from a picture and assign them to an appropriate class. Consequently, a black and white images reflecting an occurrence of the desired feature is derived from an original picture fed into the classifier. This work is primarily focused on the FPGA and GPU implementations aspects of the algorithm as well as on comparison of the hardware and software performance. A human skin classifier was used as an example and implemented both on Intel Xeon E5645.40 GHz, Xilinx Virtex-5 LX220 and Nvidia Tesla m2090. It is worth emphasizing that in case of FPGA implementation the critical hardware components were designed using HDL (Hardware Description Language), whereas the less demanding or standard ones such as communication interfaces, FIFO, FSMs were implemented in Impulse C. Such an approach allowed us both to cut a design time and preserve a high performance of the hardware classification module. In case of GPU implementation whole algorithm is implemented in CUDA.
引用
收藏
页码:292 / 302
页数:11
相关论文
共 8 条
  • [1] [Anonymous], 2000, NATURE STAT LEARNING, DOI DOI 10.1007/978-1-4757-3264-1
  • [2] Baxter R, 2007, NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, P287
  • [3] Ben-Hur A, 2000, INT C PATT RECOG, P724, DOI 10.1109/ICPR.2000.906177
  • [4] A wrapper-based approach to image segmentation and classification
    Farmer, ME
    Jain, AK
    [J]. IEEE TRANSACTIONS ON IMAGE PROCESSING, 2005, 14 (12) : 2060 - 2072
  • [5] Jun T, 2010, 2010 2 INT C COMP EN, V6
  • [6] Mueller R., 2009, DATA PROCESSING FPGA
  • [7] Wielgosz M, 2010, LECT NOTES COMPUT SC, V6067, P115
  • [8] Yi-hua Lan, 2009, 2009 Asia-Pacific Conference on Computational Intelligence and Industrial Applications (PACIIA 2009), P207, DOI 10.1109/PACIIA.2009.5406455