Programming Model for a Heterogeneous x86 Platform

被引:24
作者
Saha, Bratin [1 ]
Zhou, Xiaocheng [1 ]
Chen, Hu [1 ]
Gao, Ying [1 ]
Yan, Shoumeng [1 ]
Rajagopalan, Mohan [1 ]
Fang, Jesse [1 ]
Zhang, Peinan [1 ]
Ronen, Ronny [1 ]
Mendelson, Avi [1 ]
机构
[1] Intel Corp, Santa Clara, CA 95051 USA
关键词
Performance; Design; Languages; heterogeneous platforms; programming model;
D O I
10.1145/1543135.1542525
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The client computing platform is moving towards a heterogeneous architecture consisting of a combination of cores focused on scalar performance, and a set of throughput-oriented cores. The throughput oriented cores (e.g. a GPU) may be connected over both coherent and non-coherent interconnects, and have different ISAs. This paper describes a programming model for such heterogeneous platforms. We discuss the language constructs, runtime implementation, and the memory model for such a programming environment. We implemented this programming environment in a x86 heterogeneous platform simulator. We ported a number of workloads to our programming environment, and present the performance of our programming environment on these workloads.
引用
收藏
页码:431 / 440
页数:10
相关论文
共 17 条
  • [1] Adve S.V., 1991, COMPARISON HARDWARE
  • [2] AMD, AMD STREAM SDK
  • [3] AMZA C, 1996, IEEE COMPUTER FEB
  • [4] [Anonymous], 2005, LBNL59208
  • [5] BOEHM H, 2008, FDN C MEMORY MODEL P
  • [6] Dubey P., 2005, Recognition, mining and synthesis moves computers to the era of tera
  • [7] GELADO I, 2008, CUBA ARCHITECTURE EF
  • [8] Gschwind Michael, 2006, SYNERGISTIC PROCESSI
  • [9] KONTOTHANASIS L, 2005, SHARED MEMORY COMPUT
  • [10] Luebke D., 2004, GPGPU GEN PURPOSE CO