Three-dimensional geometrical modeling of plasma transfer effects on line edge roughness: comparison with experiments and rules of thumb

被引:3
作者
Constantoudis, Vassilios [1 ]
Kokkoris, George [1 ]
Gogolides, Evangelos [1 ]
机构
[1] NCSR Demokritos, IAMPPNM, Dept Microelect, Athens 15310, Greece
来源
JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS | 2013年 / 12卷 / 04期
关键词
line edge roughness; pattern transfer; plasma etching; modeling; power spectrum; LER; METROLOGY;
D O I
10.1117/1.JMM.12.4.041310
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The transfer of the line edge roughness (LER) from the resist to the substrate sidewall by means of an anisotropic plasma-etching process depends on both the physicochemical reactions of plasma species with the resist and substrate and the morphology of the resist sidewalls. We show that a geometrical model based on the reliable representation of the resist sidewall roughness can capture the main experimental trends and behaviors. Predictions of the model regarding the role of resist sidewall anisotropy and the effects of resist LER on substrate slope are also presented. Finally, rules of thumb defining the slope and the necessary conditions to have LER reduction in substrate sidewalls are derived and discussed. (C) 2013 Society of Photo-Optical Instrumentation Engineers (SPIE)
引用
收藏
页数:11
相关论文
共 40 条
  • [1] The fast construction of extension velocities in level set methods
    Adalsteinsson, D
    Sethian, JA
    [J]. JOURNAL OF COMPUTATIONAL PHYSICS, 1999, 148 (01) : 2 - 22
  • [2] Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness
    Asenov, A
    Kaya, S
    Brown, AR
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (05) : 1254 - 1260
  • [3] Benefits of plasma treatments on critical dimension control and line width roughness transfer during gate patterning
    Azarnouche, Laurent
    Pargon, Erwine
    Menguelti, Kevin
    Fouchier, Marc
    Joubert, Olivier
    Gouraud, Pascal
    Verove, Christophe
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2013, 31 (01):
  • [4] Fractal dimension of line width roughness and its effects on transistor performance
    Constantoudis, V.
    Gogolides, E.
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXII, PTS 1 AND 2, 2008, 6922 (1-2):
  • [5] Characterization and modeling of Line Width Roughness (LWR)
    Constantoudis, V
    Gogolides, E
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XIX, PTS 1-3, 2005, 5752 : 1227 - 1236
  • [6] CONSTANTOUDIS V, 2007, P SPIE, V6518
  • [7] Effects of resist sidewall morphology on line-edge roughness reduction and transfer during etching: is the resist sidewall after development isotropic or anisotropic?
    Constantoudis, Vassilios
    Kokkoris, George
    Gogolides, Evangelos
    Pargon, Erwine
    Martin, Mickael
    [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2010, 9 (04):
  • [8] Line-edge-roughness transfer during plasma etching: modeling approaches and comparison with experimental results
    Constantoudis, Vassilios
    Kokkoris, George
    Xydi, Panagiota
    Gogolides, Evangelos
    Pargon, Erwine
    Martin, Mickael
    [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2009, 8 (04):
  • [9] Experimental investigation of the impact of line-edge roughness on MOSFET performance and yield
    Croon, JA
    Leunissen, LHA
    Jurczak, M
    Benndorf, M
    Rooyackers, R
    Ronse, K
    Decoutere, S
    Sansen, W
    Maes, HE
    [J]. ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 227 - 230
  • [10] An experimentally validated analytical model for gate line-edge roughness (LER) effects on technology scaling
    Díaz, CH
    Tao, HJ
    Ku, YC
    Yen, A
    Young, K
    [J]. IEEE ELECTRON DEVICE LETTERS, 2001, 22 (06) : 287 - 289