共 40 条
- [3] Benefits of plasma treatments on critical dimension control and line width roughness transfer during gate patterning [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2013, 31 (01):
- [4] Fractal dimension of line width roughness and its effects on transistor performance [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXII, PTS 1 AND 2, 2008, 6922 (1-2):
- [5] Characterization and modeling of Line Width Roughness (LWR) [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XIX, PTS 1-3, 2005, 5752 : 1227 - 1236
- [6] CONSTANTOUDIS V, 2007, P SPIE, V6518
- [7] Effects of resist sidewall morphology on line-edge roughness reduction and transfer during etching: is the resist sidewall after development isotropic or anisotropic? [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2010, 9 (04):
- [8] Line-edge-roughness transfer during plasma etching: modeling approaches and comparison with experimental results [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2009, 8 (04):
- [9] Experimental investigation of the impact of line-edge roughness on MOSFET performance and yield [J]. ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 227 - 230