Accelerating Chip Design With Machine Learning

被引：33

作者：

Khailany, Brucek ^{[1
]}

Ren, Haoxing ^{[1
]}

Dai, Steve ^{[2
]}

Godil, Saad ^{[3
]}

Keller, Ben ^{[2
]}

Kirby, Robert ^{[4
]}

Klinefelter, Alicia ^{[1
]}

Venkatesan, Rangharajan ^{[1
]}

Zhang, Yanqing ^{[1
]}

Catanzaro, Bryan ^{[3
]}

Dally, William J. ^{[5
]}

机构：

[1] NVIDIA Corp, Santa Clara, CA 95051 USA

[2] NVIDIA Corp, ASIC & VLSI Res Grp, Santa Clara, CA USA

[3] NVIDIA Corp, Appl Deep Learning Res, Santa Clara, CA USA

[4] NVIDIA Corp, Appl Deep Learning Res Team, Santa Clara, CA USA

[5] NVIDIA Corp, Res, Santa Clara, CA USA

来源：

IEEE MICRO | 2020年 / 40卷 / 06期

关键词：

Chip scale packaging; Computational modeling; Task analysis; Logic gates; Training; Very large scale integration; Data models; Design Methodology; Integrated Circuits; Machine Learning; VLSI;

D O I：

10.1109/MM.2020.3026231

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Recent advancements in machine learning provide an opportunity to transform chip design workflows. We review recent research applying techniques such as deep convolutional neural networks and graph-based neural networks in the areas of automatic design space exploration, power analysis, VLSI physical design, and analog design. We also present a future vision of an AI-assisted automated chip design workflow to aid designer productivity and automate optimization tasks.

引用

页码：23 / 32

页数：10

共 16 条

[1]

[Anonymous], ery and Data Mining, DOI DOI 10.1145/2939672.2939785

[2] Machine Learning Applications in Physical Design: Recent Results and Directions [J].

Kahng, Andrew B. .

PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), 2018, :68-73

[3]

Kipf T.N., 2016, 4 P INT C LEARN REPR

[4]

Kirby R, 2019, IEEE INT CONF VLSI, P217, DOI [10.1109/VLSI-SoC.2019.8920342, 10.1109/vlsi-soc.2019.8920342]

[5] ImageNet Classification with Deep Convolutional Neural Networks [J].

Krizhevsky, Alex ;

Sutskever, Ilya ;

Hinton, Geoffrey E. .

COMMUNICATIONS OF THE ACM, 2017, 60 (06) :84-90

[6] ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs [J].

Lin, Yibo ;

Li, Wuxi ;

Gu, Jiaqi ;

Ren, Haoxing ;

Khailany, Brucek ;

Pan, David Z. .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) :5083-5096

[7]

Lin YH, 2019, IEEE INT C ELECTR TA

[8]

Mirhoseini A, 2020, CHIP PLACEMENT DEEP

[9]

Mockus J., 1977, P IFIP TECH C OPT TE, P400

[10] ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Networks [J].

Ren, Haoxing ;

Kokai, George F. ;

Turner, Walker J. ;

Ku, Ting-Sheng .

PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,

← 1 2 →