Accelerating Chip Design With Machine Learning

被引：31

作者：

Khailany, Brucek ^{[1
]}

Ren, Haoxing ^{[1
]}

Dai, Steve ^{[2
]}

Godil, Saad ^{[3
]}

Keller, Ben ^{[2
]}

Kirby, Robert ^{[4
]}

Klinefelter, Alicia ^{[1
]}

Venkatesan, Rangharajan ^{[1
]}

Zhang, Yanqing ^{[1
]}

Catanzaro, Bryan ^{[3
]}

Dally, William J. ^{[5
]}

机构：

[1] NVIDIA Corp, Santa Clara, CA 95051 USA

[2] NVIDIA Corp, ASIC & VLSI Res Grp, Santa Clara, CA USA

[3] NVIDIA Corp, Appl Deep Learning Res, Santa Clara, CA USA

[4] NVIDIA Corp, Appl Deep Learning Res Team, Santa Clara, CA USA

[5] NVIDIA Corp, Res, Santa Clara, CA USA

来源：

IEEE MICRO | 2020年 / 40卷 / 06期

关键词：

Chip scale packaging; Computational modeling; Task analysis; Logic gates; Training; Very large scale integration; Data models; Design Methodology; Integrated Circuits; Machine Learning; VLSI;

D O I：

10.1109/MM.2020.3026231

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Recent advancements in machine learning provide an opportunity to transform chip design workflows. We review recent research applying techniques such as deep convolutional neural networks and graph-based neural networks in the areas of automatic design space exploration, power analysis, VLSI physical design, and analog design. We also present a future vision of an AI-assisted automated chip design workflow to aid designer productivity and automate optimization tasks.

引用

页码：23 / 32

页数：10

共 50 条

[1] Accelerating Chip Design with Machine Learning
Khailany, Brucek
PROCEEDINGS OF THE 2020 ACM/IEEE 2ND WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD '20), 2020, : 33 - 33
[2] Accelerating catalysts design by machine learning
Yu, Haishan
Jiang, Jun
SCIENCE BULLETIN, 2020, 65 (19) : 1593 - 1594
[3] Accelerating Chip Design with Machine Learning: From Pre-Silicon to Post-Silicon
Zhuo, Cheng
Yu, Bei
Gao, Di
2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2017, : 227 - 232
[4] Accelerating Additive Design With Probabilistic Machine Learning
Zhang, Yiming
Karnati, Sreekar
Nag, Soumya
Johnson, Neil
Khan, Genghis
Ribic, Brandon
ASCE-ASME JOURNAL OF RISK AND UNCERTAINTY IN ENGINEERING SYSTEMS PART B-MECHANICAL ENGINEERING, 2022, 8 (01):
[5] Accelerating the design of lattice structures using machine learning
Gongora, Aldair E.
Friedman, Caleb
Newton, Deirdre K.
Yee, Timothy D.
Doorenbos, Zachary
Giera, Brian
Duoss, Eric B.
Han, Thomas Y. -J.
Sullivan, Kyle
Rodriguez, Jennifer N.
SCIENTIFIC REPORTS, 2024, 14 (01):
[6] Accelerating hybrid lattice structures design with machine learning
Peng, Chenxi
Tran, Phuong
Rutz, Erich
MATERIALS SCIENCE IN ADDITIVE MANUFACTURING, 2024, 3 (02):
[7] Accelerating design of inorganic materials with machine learning and Al
Isayev, Olexandr
ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2019, 258
[8] Application of machine learning techniques to chip design
Sudhakaran, Sunil
2024 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES, WMED, 2024, : XV - XV
[9] Improving Test Chip Design Efficiency via Machine Learning
Liu, Zeye
Huang, Qicheng
Fang, Chenlei
Blanton, R. D.
2019 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2019,
[10] Improving Chip Design Performance and Productivity Using Machine Learning
Hanchate, Narender
ISPD'22: PROCEEDINGS OF THE 2022 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2022, : 51 - 51

← 1 2 3 4 5 →