Handshake protocols for de-synchronization

被引:40
作者
Blunno, I [1 ]
Cortadella, J [1 ]
Kondratyev, A [1 ]
Lavagno, L [1 ]
Lwin, K [1 ]
Sotiriou, C [1 ]
机构
[1] Politecn Torino, Turin, Italy
来源
10TH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS | 2004年
关键词
D O I
10.1109/ASYNC.2004.1299296
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
De-synchronization appears as a new paradigm to automate the design of asynchronous circuits from synchronous netlists. This paper studies different protocols for de-synchronization and formally proves their correctness. A taxonomy of existing protocols for latch controllers is provided. In particular, four-phase handshake protocols devised for micro-pipelines are studied. A new controller with maximum concurrency for de-synchronization is also proposed. The applicability of de-synchronization on an implementation of the DLX microprocessor is also described and discussed.
引用
收藏
页码:149 / 158
页数:10
相关论文
共 23 条
[1]  
Bardsley A., 1997, Hardware Description Languages and their Applications. Specification, Modelling, Verification and Synthesis of Microelectronic Systems. IFIP TC10 WG10.5 International Conference on Computer Hardware Description Languages and their Applications, P89
[2]  
Blunno I., 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586), P84, DOI 10.1109/ASYNC.2000.836967
[3]  
CHINNERY D, 2002, CLOSING GAP ASIC CUS, pCH3
[4]  
Commoner F., 1971, Journal of Computer and System Sciences, V5, P511, DOI 10.1016/S0022-0000(71)80013-2
[5]  
Cortadella J., 2003, PROC INT WORKSHOP LO, P294
[6]  
CORTADELLA J, UNPUB SYNCHRONOUS AS
[7]   Four-phase micropipeline latch control circuits [J].
Furber, SB ;
Day, P .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (02) :247-253
[8]  
FURBER SB, 1998, P INT C COMP DES ICC
[9]  
GUERNIC PL, 2003, J CIRCUITS SYSTE APR
[10]  
Hennessy JL., 1990, COMPUTER ARCHITECTUR