Repeater stage timing analysis for VLSI resistive interconnects

被引:1
作者
Chandel, Rajeevan [1 ]
Sarkar, S.
Agarwal, R. P.
机构
[1] Natl Inst Technol, Dept Elect & Commun Engn, Hamirpur, India
[2] MITS, Engn & Technol, Sikar, India
[3] Indian Inst Technol, Roorkee, Uttar Pradesh, India
关键词
low voltage; power transistors;
D O I
10.1108/13565360610680721
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Purpose - In this paper output voltage waveform of CMOS repeater driven VLSI long interconnects is analysed, for deep submicron technologies. Ramp inputs are considered in the analysis as these are more practical than step inputs. Design/methodology/approach - Analytical models are developed for the time dependence of output voltage of repeater driven interconnect loads for rising as well as falling ramp input signals. The interconnect is modelled as a resistive-capacitive load. Various operating regions of the MOSFETs are considered in the models. Method has also been given for determining the time at which MOSFET transits from saturation to linear region. Findings - A good agreement between the analytical and SPICE results is obtained, with analytical error 3 per cent at the most. The models developed work accurately for scaled-supply voltages too. For a repeater loaded interconnect the variation of 90 per cent delay with number of repeaters at different supply voltages has also been determined by the proposed model. It is found that the optimum number of repeaters decreases with voltage-scaling and this decrease is technology independent. Research limitations/implications - The parasitic inductance component in long interconnects is not considered in this analysis. Practical implications - The work is useful for timing analysis of repeater driven resistive interconnects. Originality/value - A very concise analytical approach for a CMOS repeater stage timing analysis is developed.
引用
收藏
页码:19 / 25
页数:7
相关论文
共 11 条
[1]   Modeling subthreshold SOI logic for static timing analysis [J].
Valentian, A ;
Thomas, O ;
Vladimirescu, A ;
Amara, A .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (06) :662-668
[2]   The Imbalance-Induced Resistive Heating Profiles Analysis for Low Voltage Transformers [J].
Fang, Lurui ;
Ma, Kang ;
Xiao, Song .
2019 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL MATERIALS AND POWER EQUIPMENT (ICEMPE 2019), 2019, :560-563
[3]   CMOS design and analysis of low-voltage signaling methodology for energy efficient on-chip interconnects [J].
Garcia, Jose C. ;
Montiel-Nelson, Juan A. ;
Nooshabadi, Saeid .
MICROELECTRONICS JOURNAL, 2009, 40 (11) :1571-1581
[4]   Frequency Compensation Analysis for Two Stage Amplifier [J].
Ganotra, Sunaina ;
Niranjan, Vandana .
2018 INTERNATIONAL CONFERENCE ON COMPUTING, POWER AND COMMUNICATION TECHNOLOGIES (GUCON), 2018, :20-22
[5]   Constant-gm constant-slew-rate high-bandwidth low-voltage rail-to-rail CMOS input stage for VLSI cell libraries [J].
Carrillo, JM ;
Duque-Carrillo, JF ;
Torelli, G ;
Ausín, JL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (08) :1364-1372
[6]   Non-linear Operating Point Statistical Analysis for Local Variations in Logic Timing at Low Voltage [J].
Rithe, Rahul ;
Gu, Jie ;
Wang, Alice ;
Datla, Satyendra ;
Gammie, Gordon ;
Buss, Dennis ;
Chandrakasan, Anantha .
2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, :965-968
[7]   MOSCAP compensation of three-stage operational amplifiers: Sensitivity and robustness, modeling and analysis [J].
Danaie, Mohammad ;
Ranjbar, Esmaeel ;
Khanesar, Mojtaba Ahmadieh .
INTEGRATION-THE VLSI JOURNAL, 2018, 62 :34-49
[8]   A distributed capacitance analysis of co-planar inductors for a CMOS QVCO with varactor tuned buffer stage [J].
Troedsson, N ;
Sjöland, H .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 42 (01) :7-19
[9]   A Distributed Capacitance Analysis of Co-Planar Inductors for a CMOS QVCO with Varactor Tuned Buffer Stage [J].
Niklas Troedsson ;
Henrik Sjöland .
Analog Integrated Circuits and Signal Processing, 2004, 42 (1) :7-19
[10]   A Distributed Capacitance Analysis of Co-Planar Inductors for a CMOS QVCO with Varactor Tuned Buffer Stage [J].
Niklas Troedsson ;
Henrik Sjöland .
Analog Integrated Circuits and Signal Processing, 2005, 42 :7-19