Noise determination in differential pair-based second generation current conveyors

被引：19

作者：

Ferri, G ^{[1
]}

Guerrini, NC ^{[1
]}

机构：

[1] Univ Aquila, Dipartimento Ingn Elettr, I-67040 Laquila, Italy

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2004年 / 41卷 / 01期

关键词：

current-mode circuits; current conveyors; feedback; analog circuit modelling; noise;

D O I：

10.1023/B:ALOG.0000038281.75621.91

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The aim of this paper is to give simple design guidelines for the noise evaluation in differential pair-based second generation current conveyors (CCIIs). Input noise voltage and current have been expressed in terms of some well known constants and MOS g(m) values, so allowing a very fast estimation of the noise level. The presented theory has been verified, as an example, on two fabricated low voltage low power CCII topologies. Theoretical values, simulations and on chip measurements are also shown and their good agreement confirms the validity of the presented idea.

引用

页码：35 / 46

页数：12

共 14 条

[1] Allen P. E., 1987, CMOS Analog Circuit Design
[2] BARTHELEMY H, 2002, P IEEE INT C IND EL
[3] Analysis of the noise characteristics of CMOS current conveyors
Bruun, E
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1997, 12 (01) : 71 - 78
[4] FERRI G, 2000, ALTA FREQ, V12, P59
[5] FERRI G, 1999, ELECT WORLD SEP, P714
[6] Ferri G., 2001, IEEE INT C EL CIRC S
[7] HOGERVORST R, 1996, DESIGN LOW VOLTAGE L
[8] Koli K., 2002, CMOS CURRENT AMPLIFI
[9] LAKER KR, 1994, DESIGN INTEGRATED CI
[10] Palumbo G., 1999, CMOS Current amplifiers

← 1 2 →