Adaptive Workload-Aware Task Scheduling for Single-ISA Asymmetric Multicore Architectures

被引:20
作者
Chen, Quan [1 ]
Guo, Minyi [1 ]
机构
[1] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai 200030, Peoples R China
关键词
Design; Algorithms; Performance; Task grouping; history-based task allocation; dynamic task scheduling; IMPACT;
D O I
10.1145/2579674
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Single-ISA Asymmetric Multicore (AMC) architectures have shown high performance as well as power efficiency. However, current parallel programming environments do not perform well on AMC because they are designed for symmetric multicore architectures in which all cores provide equal performance. Their random task scheduling policies can result in unbalanced workloads in AMC and severely degrade the performance of parallel applications. To balance the workloads of parallel applications in AMC, this article proposes an adaptive Workload-Aware Task Scheduler (WATS) that consists of a history-based task allocator and a preference-based task scheduler. The history-based task allocator is based on a near-optimal, static task allocation using the historical statistics collected during the execution of a parallel application. The preference-based task scheduler, which schedules tasks based on a preference list, can dynamically adjust the workloads in AMC if the task allocation is less optimal due to approximation in the history-based task allocator. Experimental results show that WATS can improve both the performance and energy efficiency of task-based applications, with the performance gain up to 66.1% compared with traditional task schedulers.
引用
收藏
页数:25
相关论文
共 42 条
[1]  
[Anonymous], 2004, P 31 ANN INT S COMP
[2]  
[Anonymous], J SUPERCOMPUT
[3]   The Design of OpenMP Tasks [J].
Ayguade, Eduard ;
Copty, Nawal ;
Duran, Alejandro ;
Hoeflinger, Jay ;
Lin, Yuan ;
Massaioli, Federico ;
Teruel, Xavier ;
Unnikrishnan, Priya ;
Zhang, Guansong .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2009, 20 (03) :404-418
[4]   The impact of performance asymmetry in emerging multicore architectures [J].
Balakrishnan, S ;
Rajwar, R ;
Upton, M ;
Lai, K .
32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, :506-517
[5]  
Bender M. A., 2000, SPAA 2000. Twelfth Annual ACM Symposium on Parallel Algorithms and Architectures, P13, DOI 10.1145/341800.341803
[6]  
Bhadauria Major, 2010, 24th ACM International Conference on Supercomputing 2010, P189
[7]   The PARSEC Benchmark Suite: Characterization and Architectural Implications [J].
Bienia, Christian ;
Kumar, Sanjeev ;
Singh, Jaswinder Pal ;
Li, Kai .
PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, :72-81
[8]   Cilk: An efficient multithreaded runtime system [J].
Blumofe, RD ;
Joerg, CF ;
Kuszmaul, BC ;
Leiserson, CE ;
Randall, KH ;
Zhou, YL .
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1996, 37 (01) :55-69
[9]   Operating System Support for Mitigating Software Scalability Bottlenecks on Asymmetric Multicore Processors [J].
Carlos Saez, Juan ;
Fedorova, Alexandra ;
Prieto, Manuel ;
Vegas, Hugo .
PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), 2010, :31-40
[10]  
Saez JC, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P139