Clock recovery circuit for optical packets

被引：61

作者：

Bintjas, C ^{[1
]}

Yiannopoulos, K

Pleros, N

Theophilopoulos, G

Kalyvas, M

Avramopoulos, H

Guekos, G

机构：

[1] Natl Tech Univ Athens, Dept Elect & Comp Engn, GR-15773 Athens, Greece

[2] ETH Hoenggerberg, Swiss Fed Inst Technol Zurich, CH-80923 Zurich, Switzerland

来源：

IEEE PHOTONICS TECHNOLOGY LETTERS | 2002年 / 14卷 / 09期

关键词：

all-optical clock recovery; Fabry-Perot filter; optical packet switched networks; semiconductor optical amplifier; ultrafast nonlinear interferometer;

D O I：

10.1109/LPT.2002.801095

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We demonstrate an all-optical clock recovery circuit for operation with short data packets of 10-Gb/s rate. The circuit uses a Fabry-Perot etalon and a nonlinear UNI gate and is capable of acquiring the clock signal within a few bits.

引用

页码：1363 / 1365

页数：3

共 50 条

[21] On improving the spectral purity of the regenerated clock signal in a data clock recovery circuit
Ghosh, M
Hati, A
Sarkar, BC
INDIAN JOURNAL OF ENGINEERING AND MATERIALS SCIENCES, 2002, 9 (04) : 255 - 259
[22] Without a reference clock wide tuning range clock and data recovery circuit
Choi, Si-Young
Jeong, Hang-Geun
ELECTRONICS AND COMMUNICATIONS: PROCEEDINGS OF THE 7TH WSEAS INTERNATIONAL CONFERENCE ON ELECTRONICS, HARDWARE, WIRELESS AND OPTICAL COMMUNICATIONS (EHAC '08), 2008, : 118 - +
[23] Phase detector for data-clock recovery circuit
Hati, A
Ghosh, M
Sarkar, BC
ELECTRONICS LETTERS, 2002, 38 (04) : 161 - 163
[24] A novel clock recovery circuit for fully monolithic integration
Murata, K
Otsuji, T
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1999, 47 (12) : 2528 - 2533
[25] A novel clock recovery circuit for fully monolithic integration
Murata, K
Otsuji, T
1999 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-4, 1999, : 201 - 204
[26] Clock recovery for circuit emulation services over ATM
CastelBranco, L
Nunes, MS
BROADBAND COMMUNICATIONS: GLOBAL INFRASTRUCTURE FOR THE INFORMATION AGE, 1996, : 617 - 625
[27] A Low-Jitter Video Clock Recovery Circuit
Ali, Hossam
Hegazi, Emad
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2326 - 2329
[28] High performance digital clock and data recovery circuit
College of Information Technology Science, Nankai University, Tianjin 300071, China
Guti Dianzixue Yanjiu Yu Jinzhan, 2008, 3 (435-439):
[29] 1/4 W optical receiver and clock recovery circuit for Gb/s digital fiberoptic links
Daryoush, AS
Zhang, X
Lin, JY
1996 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 1996, : 891 - 894
[30] Design of the clock recovery circuit with a phase-locked loop for 40 Gb/s optical receivers
Park, CH
Woo, DS
Kim, KW
Lim, SK
34TH EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2004, : 757 - 759

← 1 2 3 4 5 →