Mapping an obstacles detection, stereo vision-based, software application on a multi-processor system-on-chip

被引:0
|
作者
Greiner, Alain [1 ]
Petrot, Frederic [2 ]
Carrier, Mathieu [1 ]
Benabdenbi, Mounir [1 ]
Chotin-Avot, Roselyne [1 ]
Labayrade, Raphael [3 ]
机构
[1] UPMC, LIP6, 4 Pl Jussieu, F-75005 Paris, France
[2] TIMA, SLS, F-38031 Grenoble, France
[3] LIVIC, INRETS, LCPC, F-78000 Versailles, France
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, we present the implementation of a multi-threaded software application for pre-crash obstacle detection, using stereo vision, and the "Vdisparity" algorithm, that requires intensive computation. This application runs on a generic, low cost, massively parallel, multi-processor system-on-chip (MP-SoC). This hardware architecture is suitable for automotive area with respect to. performance, cost, and flexibility constraints. This hardware/software embedded application is able to process 40 stereoscopic pairs per second with 256 lines of 12 pixels images and a disparity range of, 256. Our architecture is made of 8 clusters, 30 general-purpose. 32-bit processors and 750 Kbytes embedded memory.
引用
收藏
页码:374 / +
页数:2
相关论文
共 50 条
  • [1] Flexible application software generation for heterogeneous multi-processor system-on-chip
    Guerin, Xavier
    Popovici, Katalin
    Youssef, Wassim
    Rousseau, Frederic
    Jerraya, Ahmed
    COMPSAC 2007: THE THIRTY-FIRST ANNUAL INTERNATIONAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE, VOL I, PROCEEDINGS, 2007, : 279 - +
  • [2] Exploring Software- Defined Radio on Multi-Processor System-on-Chip
    Halim, Dareen Kusuma
    Lee, S. W.
    Ng, M. S.
    Lim, Z. N.
    Tang, C. M.
    2015 3RD INTERNATIONAL CONFERENCE ON NEW MEDIA STUDIES (CONMEDIA), 2015,
  • [3] Runtime adaptive multi-processor system-on-chip:: RAMPSoC
    Goehringer, Diana
    Huebner, Michael
    Schatz, Volker
    Becker, Juergen
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 3236 - 3242
  • [4] A Parallel Genetic Algorithm on a Multi-Processor System-on-Chip
    Ferreira, Rubem Euzebio
    Mourelle, Luiza de Macedo
    Nedjah, Nadia
    TRENDS IN APPLIED INTELLIGENT SYSTEMS, PT II, PROCEEDINGS, 2010, 6097 : 164 - +
  • [5] Arduino-based IDE for Embedded Multi-processor System-on-Chip
    Halim, Dareen K.
    Ming, Tang Chong
    Song, Ng Mow
    Hartono, Dicky
    PROCEEDINGS OF 2019 5TH INTERNATIONAL CONFERENCE ON NEW MEDIA STUDIES (CONMEDIA 2019), 2019, : 135 - 138
  • [6] Component-based Specification for Multi-Processor System-on-Chip Design
    Zadrija, Valentina
    Sruk, Vlado
    MELECON 2010: THE 15TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, 2010, : 1044 - 1049
  • [7] A power-efficient methodology for mapping applications on Multi-processor System-on-Chip architectures
    Beltrame, Giovanni
    Sciuto, Donatella
    Silvano, Cristina
    VLSI-SOC: RESEARCH TRENDS IN VLSI AND SYSTEMS ON CHIP, 2008, : 177 - 196
  • [9] Comparative Analysis of Middleware for Multi-Processor System-on-Chip (MPSoC)
    Jallad, Abdul-Halim Mufid
    Mohammad, Lubna Badri
    2013 9TH INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION TECHNOLOGY (IIT), 2013,
  • [10] Stereo vision-based road obstacles detection
    Khalid, Zebbara
    Mohamed, El Ansari
    Abdenbi, Mazoul
    2013 8TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS: THEORIES AND APPLICATIONS (SITA), 2013,