OSSS Methodology - System-Level Design and Synthesis of Embedded HW/SW Systems in C plus

被引:0
|
作者
Gruettner, Kim [1 ]
Oppenheimer, Frank [1 ]
Nebel, Wolfgang [2 ]
机构
[1] OFFIS, Inst Informat Technol, Technol Cluster Design Hardware Software Syst, Oldenburg, Germany
[2] Carl Von Ossietzky Univ Oldenburg, Embedded Hardware Software Syst, Oldenburg, Germany
来源
ISABEL: 2008 FIRST INTERNATIONAL SYMPOSIUM ON APPLIED SCIENCES IN BIOMEDICAL AND COMMMUNICATION TECHNOLOGIES | 2008年
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The OSSS methodology defines a seamless design flow for embedded HW/SW systems. It enables the effective use of high-level SystemC (TM) and C++ features like classes (object-oriented design paradigm), templates and method based communication for the description of SW and HW. Furthermore, it supports the OSCI SystemC Synthesis Subset for low-level HW description and HW IP integration. With Fossy we provide a tool for the automatic transformation of a system description in OSSS to an implementation. In this paper we present a top-down design flow using the OSSS methodology for the implementation of an adaptive video filter. The last step of the proposed design flow has been performed automatically by Fossy. We have targeted a Xilinx FPGA to proof the usability of a physical implementation for future SoC designs.
引用
收藏
页码:129 / +
页数:2
相关论文
共 50 条
  • [41] Design flow for HW/SW acceleration transparency in the thumbpod secure embedded system
    Hwang, D
    Schaumont, P
    Fan, Y
    Hodjat, A
    Lai, BC
    Sakiyama, K
    Yang, SL
    Verbauwhede, I
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 60 - 65
  • [42] System-Level Verification of Embedded Operating Systems Components
    Ludwich, Mateus Krepsky
    Froehlich, Antonio Augusto
    2012 BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEM ENGINEERING (SBESC 2012), 2012, : 161 - 165
  • [43] HyperspaceFlow: A System-Level Design Methodology for Smart Space
    Zeng, Jing
    Yang, Laurence T.
    Ma, Jianhua
    Guo, Minyi
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2016, 4 (04) : 568 - 583
  • [44] HW/SW co-design of an embedded omni-imaging system
    Xiong, Zhi-hui
    Cheng, Irene
    Zhang, Mao-jun
    Basu, Anup
    PROCEEDINGS 2012 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2012, : 3378 - 3383
  • [45] A methodology for system-level analog design space exploration
    De Bernardinis, F
    Vincentelli, AS
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 676 - 677
  • [46] System-level co-simulation for embedded systems
    Ben Ayed, Mossaad
    Massaoudi, Ayman
    Alshaya, Shaya A.
    Abid, Mohamed
    AIP ADVANCES, 2020, 10 (03)
  • [47] A system-level design methodology for reconfigurable computing applications
    El-Araby, E
    El-Ghazawi, T
    Gaj, K
    FPT 05: 2005 IEEE International Conference on Field Programmable Technology, Proceedings, 2005, : 311 - 312
  • [48] Formal refinement checking in a system-level design methodology
    Talpin, JP
    Le Guernic, P
    Shukla, SK
    Doucet, F
    Gupta, R
    FUNDAMENTA INFORMATICAE, 2004, 62 (02) : 243 - 273
  • [49] Integrating HW/SW partitioning and architecture exploration for system level design
    Wang, HL
    Bian, JA
    Wu, Q
    Niu, YW
    Tong, K
    APPLICATIONS OF DIGITAL TECHNIQUES IN INDUSTRIAL DESIGN ENGINEERING-CAID&CD' 2005, 2005, : 702 - 707
  • [50] A repartitioning and HW/SW partitioning algorithm to the automatic design space exploration in the co-synthesis of embedded systems
    do Nascimento, FAM
    Rosenstiel, W
    14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2001, : 85 - 90