OSSS Methodology - System-Level Design and Synthesis of Embedded HW/SW Systems in C plus

被引:0
|
作者
Gruettner, Kim [1 ]
Oppenheimer, Frank [1 ]
Nebel, Wolfgang [2 ]
机构
[1] OFFIS, Inst Informat Technol, Technol Cluster Design Hardware Software Syst, Oldenburg, Germany
[2] Carl Von Ossietzky Univ Oldenburg, Embedded Hardware Software Syst, Oldenburg, Germany
来源
ISABEL: 2008 FIRST INTERNATIONAL SYMPOSIUM ON APPLIED SCIENCES IN BIOMEDICAL AND COMMMUNICATION TECHNOLOGIES | 2008年
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The OSSS methodology defines a seamless design flow for embedded HW/SW systems. It enables the effective use of high-level SystemC (TM) and C++ features like classes (object-oriented design paradigm), templates and method based communication for the description of SW and HW. Furthermore, it supports the OSCI SystemC Synthesis Subset for low-level HW description and HW IP integration. With Fossy we provide a tool for the automatic transformation of a system description in OSSS to an implementation. In this paper we present a top-down design flow using the OSSS methodology for the implementation of an adaptive video filter. The last step of the proposed design flow has been performed automatically by Fossy. We have targeted a Xilinx FPGA to proof the usability of a physical implementation for future SoC designs.
引用
收藏
页码:129 / +
页数:2
相关论文
共 50 条
  • [21] A scheduler synthesis methodology for joint SW/HW design exploration of SoC
    Ismail Assayad
    Sergio Yovine
    Design Automation for Embedded Systems, 2010, 14 : 75 - 103
  • [22] Virtual component HW/SW co-design - From system level design exploration to HW/SW implementation
    Schirrmeister, F
    Krolikoski, S
    SYSTEM-ON-CHIP METHODOLOGIES & DESIGN LANGUAGES, 2001, : 333 - 342
  • [23] A scheduler synthesis methodology for joint SW/HW design exploration of SoC
    Assayad, Ismail
    Yovine, Sergio
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2010, 14 (02) : 75 - 103
  • [24] Adaptive Iterative Improvement GP-based Methodology for HW/SW Co-synthesis of Embedded Systems
    Gorski, Adam
    Ogorzalek, Maciej
    PROCEEDINGS OF THE 7TH INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND EMBEDDED COMPUTING AND COMMUNICATION SYSTEMS (PECCS), 2017, : 56 - 59
  • [25] Is a unified methodology for system-level design possible?
    Sangiovanni-Vincentelli, Alberto
    IEEE DESIGN & TEST OF COMPUTERS, 2008, 25 (04): : 346 - 357
  • [26] A fault-injection methodology for the system-level dependability analysis of multiprocessor embedded systems
    Miele, Antonio
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (06) : 567 - 580
  • [27] System-level HW/SW co-simulation framework for multiprocessor and multithread SoC
    Chung, MK
    Yang, S
    Lee, SH
    Kyung, CM
    2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 177 - 180
  • [28] A new HW/SW co-design methodology to generate a system level platform based on LISA
    Yang, S
    Qian, Y
    Zhang, TJ
    Rui, S
    Hou, CH
    2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 215 - 218
  • [29] An ESL Methodology for HW/SW Co-Design of Monitorable Embedded Systems: the "Design for Monitorability" Project - Work-in-Progress
    Valente, Giacomo
    Di Mascio, Tania
    Pomante, Luigi
    Stoico, Vincenzo
    PROCEEDINGS OF THE 2020 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2019, : 40 - 42
  • [30] A flexible hierarchical approach for controlling the system-level design complexity of embedded systems
    Klaus S.
    Lecture Notes in Electrical Engineering, 2010, 78 : 25 - 42