OSSS Methodology - System-Level Design and Synthesis of Embedded HW/SW Systems in C plus

被引:0
|
作者
Gruettner, Kim [1 ]
Oppenheimer, Frank [1 ]
Nebel, Wolfgang [2 ]
机构
[1] OFFIS, Inst Informat Technol, Technol Cluster Design Hardware Software Syst, Oldenburg, Germany
[2] Carl Von Ossietzky Univ Oldenburg, Embedded Hardware Software Syst, Oldenburg, Germany
来源
ISABEL: 2008 FIRST INTERNATIONAL SYMPOSIUM ON APPLIED SCIENCES IN BIOMEDICAL AND COMMMUNICATION TECHNOLOGIES | 2008年
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The OSSS methodology defines a seamless design flow for embedded HW/SW systems. It enables the effective use of high-level SystemC (TM) and C++ features like classes (object-oriented design paradigm), templates and method based communication for the description of SW and HW. Furthermore, it supports the OSCI SystemC Synthesis Subset for low-level HW description and HW IP integration. With Fossy we provide a tool for the automatic transformation of a system description in OSSS to an implementation. In this paper we present a top-down design flow using the OSSS methodology for the implementation of an adaptive video filter. The last step of the proposed design flow has been performed automatically by Fossy. We have targeted a Xilinx FPGA to proof the usability of a physical implementation for future SoC designs.
引用
收藏
页码:129 / +
页数:2
相关论文
共 50 条
  • [11] System-Level Design of Fault-Tolerant Embedded Systems
    Girault, Alain
    ERCIM NEWS, 2006, (67): : 25 - 26
  • [12] System-level power/performance analysis for embedded systems design
    Nandi, A
    Marculescu, R
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 599 - 604
  • [13] Reliability-Driven System-Level Synthesis of Embedded Systems
    Bolchini, Cristiana
    Miele, Antonio
    2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 35 - 43
  • [14] A HW/SW Co-design Methodology: An Accurate Power Efficiency Model and Design Metrics for Embedded System
    Iftikhar, Khan
    Jeong, Taikyeong Ted
    Park, Gyungleen
    Ambler, Anthony P.
    SNPD 2009: 10TH ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, ARTIFICIAL INTELLIGENCES, NETWORKING AND PARALLEL DISTRIBUTED COMPUTING, PROCEEDINGS, 2009, : 3 - +
  • [15] A Unified HW/SW System-Level Simulation Framework for Next Generation Wireless System
    Sutisna, N.
    Lanante, L., Jr.
    Nagao, Y.
    Kurosaki, M.
    Ochi, H.
    2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2017, : 322 - 327
  • [16] Power estimation for architectural exploration of HW/SW communication on system-level buses
    Fornaciari, W
    Sciuto, D
    Silvano, C
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 152 - 156
  • [17] Data Mining in System-Level Design Space Exploration of Embedded Systems
    Richthammer, Valentina
    Scheinert, Tobias
    Glass, Michael
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2020, 2020, 12471 : 52 - 66
  • [18] A dependability-driven system-level design approach for embedded systems
    Jhumka, A
    Klaus, S
    Huss, SA
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 372 - 377
  • [19] An Efficient Reliability Evaluation Approach for System-Level Design of Embedded Systems
    Israr, Adeel
    Shoufan, Abdulhadi
    Huss, Sorin A.
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 339 - 344
  • [20] OSSS plus R: A framework for application level modelling and synthesis of reconfigurable systems
    Schallenberg, Andreas
    Nebel, Wolfgang
    Herrholz, Andreas
    Hartmann, Philipp A.
    Oppenheimer, Frank
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 970 - +